# Using Library Modules in VHDL Designs

This tutorial explains how Altera's library modules can be included in VHDL-based designs, which are implemented by using the Quartus<sup>(R)</sup> II software.

#### **Contents:**

Example Circuit Library of Parameterized Modules Augmented Circuit with an LPM Results for the Augmented Design Practical designs often include commonly used circuit blocks such as adders, subtractors, multipliers, decoders, counters, and shifters. Altera provides efficient implementations of such blocks in the form of library modules that can be instantiated in VHDL designs. The compiler may recognize that a standard function specified in VHDL code can be realized using a library module, in which case it may automatically *infer* this module. However, many library modules provide functionality that is too complex to be recognized automatically by the compiler. These modules have to be instantiated in the design explicitly by the user.

Quartus<sup>(R)</sup> II software includes a *library of parameterized modules (LPM)*. The modules are general in structure and they are tailored to a specific application by specifying the values of general parameters.

Doing this tutorial, the reader will learn about:

- Library of parameterizes modules (LPMs)
- Configuring an LPM for use in a circuit
- Instantiating an LPM in a designed circuit

The detailed examples in the tutorial were obtained using the Quartus II version 9.0, but other versions of the software can also be used.

#### **1** Example Circuit

As an example, we will use the adder/subtractor circuit shown in Figure 1. It can add, subtract, and accumulate *n*-bit numbers using the 2's complement number representation. The two primary inputs are numbers  $A = a_{n-1}a_{n-2}\cdots a_0$  and  $B = b_{n-1}b_{n-2}\cdots b_0$ , and the primary output is  $Z = z_{n-1}z_{n-2}\cdots z_0$ . Another input is the AddSub control signal which causes Z = A + B to be performed when AddSub = 0 and Z = A - B when AddSub = 1. A second control input, Sel, is used to select the accumulator mode of operation. If Sel = 0, the operation  $Z = A \pm B$  is performed, but if Sel = 1, then B is added to or subtracted from the current value of Z. If the addition or subtraction operations result in arithmetic overflow, an output signal, Overflow, is asserted.

To make it easier to deal with asynchronous input signals, they are loaded into flip-flops on a positive edge of the clock. Thus, inputs A and B will be loaded into registers *Areg* and *Breg*, while *Sel* and *AddSub* will be loaded into flip-flops *SelR* and *AddSubR*, respectively. The adder/subtractor circuit places the result into register *Zreg*.




Figure 1. The adder/subtractor circuit.

The required circuit is described by the VHDL code in Figure 2. For our example, we use a 16-bit circuit as specified by n = 16. Implement this circuit as follows:

- Create a project *addersubtractor*.
- Include a file *addersubtractor.vhd*, which corresponds to Figure 2, in the project. For convenience, this file is provided in the directory *DE1\_tutorials\design\_files*, which is included on the CD-ROM that accompanies the DE1 board and can also be found on Altera's DE1 web pages.
- Choose the Cyclone II EP2C20F484C7 device, which is the FPGA chip on Altera's DE1 board.
- Compile the design.
- Simulate the design by applying some typical inputs.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- Top-level entity
ENTITY addersubtractor IS
   GENERIC (n : INTEGER := 16);
                                 : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
   PORT (A, B
          Clock, Reset, Sel, AddSub : IN STD_LOGIC ;
          Ζ
                                : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0);
          Overflow
                                 : OUT STD_LOGIC);
END addersubtractor;
ARCHITECTURE Behavior OF addersubtractor IS
   SIGNAL G, H, M, Areg, Breg, Zreg, AddSubR n : STD LOGIC VECTOR(n-1 DOWNTO 0);
   SIGNAL SelR, AddSubR, carryout, over flow : STD LOGIC ;
   COMPONENT mux2to1
       GENERIC (k : INTEGER := 8);
       PORT (V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
              Selm : IN STD_LOGIC;
              F
                    : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0));
   END COMPONENT;
   COMPONENT adderk
       GENERIC (k : INTEGER := 8);
       PORT (carryin : IN STD_LOGIC;
              X, Y
                     : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
              S
                     : OUT STD LOGIC VECTOR(k-1 DOWNTO 0);
              carryout : OUT STD_LOGIC);
   END COMPONENT;
BEGIN
   PROCESS (Reset, Clock)
   BEGIN
       IF Reset = '1' THEN
           Areg <= (OTHERS => '0'); Breg <= (OTHERS => '0');
           Zreg \le (OTHERS => '0'); SelR \le '0'; AddSubR \le '0'; Overflow \le '0';
       ELSIF Clock'EVENT AND Clock = '1' THEN
           Areg \leq = A; Breg \leq = B; Zreg \leq = M;
           SelR <= Sel; AddSubR <= AddSub; Overflow <= over_flow;
       END IF;
   END PROCESS :
   nbit_adder: adderk
       GENERIC MAP (k => n)
       PORT MAP (AddSubR, G, H, M, carryout);
   multiplexer: mux2to1
       GENERIC MAP (k => n)
       PORT MAP (Areg, Z, SelR, G);
   AddSubR_n \le (OTHERS \Longrightarrow AddSubR);
   H <= Breg XOR AddSubR_n;
   over_flow \leq carryout XOR G(n-1) XOR H(n-1) XOR M(n-1);
   Z \leq Zreg;
END Behavior:
\dots continued in Part b
```

```
Figure 2. VHDL code for the circuit in Figure 1 (Part a).
```

```
-- k-bit 2-to-1 multiplexer
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
    GENERIC ( k : INTEGER := 8 );
   PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
          Selm : IN STD_LOGIC;
          F
               : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0));
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   PROCESS (V, W, Selm)
   BEGIN
       IF Selm = '0' THEN
          F \leq V;
       ELSE
          F \leq W:
       END IF;
   END PROCESS;
END Behavior;
-- k-bit adder
LIBRARY ieee ;
USE ieee.std logic 1164.all;
USE ieee.std_logic_signed.all;
ENTITY adderk IS
   GENERIC ( k : INTEGER := 8);
   PORT ( carryin : IN STD_LOGIC ;
          X, Y
               : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
          S
                 : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0);
          carryout: OUT STD_LOGIC);
END adderk;
ARCHITECTURE Behavior OF adderk IS
    SIGNAL Sum : STD_LOGIC_VECTOR(k DOWNTO 0);
BEGIN
    Sum \leq = ('0' & X) + ('0' & Y) + carryin ;
   S \le Sum(k-1 DOWNTO 0);
   carryout <= Sum(k);
END Behavior;
```

Figure 2. VHDL code for the circuit in Figure 1 (Part *b*).

#### 2 Library of Parameterized Modules

The LPMs in the library of parameterized modules are general in structure and they can be configured to suit a specific application by specifying the values of various parameters. Select Help > Megafunctions/LPM to see a listing of the available LPMs. One of them is an adder/subtractor module called *lpm\_add\_sub megafunction*. Select this module to see its description. The module has a number of inputs and outputs, some of which may be omitted in a given application. Several parameters can be defined to specify a particular mode of operation. For example, the number of bits in the operands is specified in the parameter LPM\_WIDTH. The LPM\_REPRESENTATION parameter specifies whether the operands are to be interpreted as signed or unsigned numbers, and so on. Templates on how an LPM can be instantiated in a hardware description language are given in the description of the module. Using these templates is somewhat cumbersome, so Quartus II software provides a wizard that makes the instantiation of LPMs easy.

We will use the *lpm\_add\_sub* module to simplify our adder/subtractor circuit defined in Figures 1 and 2. The augmented circuit is given in Figure 3. The *lpm\_add\_sub* module, instantiated under the name *megaddsub*, replaces the adder circuit as well as the XOR gates that provide the input *H* to the adder. Since arithmetic overflow is one of the outputs that the LPM provides, it is not necessary to generate this output with a separate XOR gate.

To implement this adder/subtractor circuit, create a new directory named *tutorial\_lpm*, and then create a project *addersubtractor2*. Choose the same Cyclone II EP2C20F484C7 device, to allow a direct comparison of implemented designs.




Figure 3. The augmented adder/subtractor circuit.

The new design will include the desired LPM subcircuit specified as a VHDL component that will be instantiated in the top-level VHDL design entity. The VHDL component for the LPM subcircuit is generated by using a wizard as follows:

- 1. Select Tools > MegaWizard Plug-in Manager, which leads to a sequence of seven pop-up boxes in which the user can specify the details of the desired LPM.
- 2. In the box shown in Figure 4 indicate Create a new custom megafunction variation and click Next.



Figure 4. Choose to define an LPM.




Figure 5. Choose an LPM from the available library.

3. The box in Figure 5 provides a list of the available LPMs. Expand the "arithmetic" sublist and select LPM\_ADD\_SUB. Choose VHDL as the type of output file that should be created. The output file must be given a name; choose the name *megaddsub.vhd* and indicate that the file should be placed in the directory *tutorial\_lpm* as shown in the figure. Press Next.




Figure 6. Specify the size of data inputs.

4. In the box in Figure 6 specify that the width of the data inputs is 16 bits. Also, specify the operating mode in which one of the ports allows performing both addition and subtraction of the input operand, under the control of the *add\_sub* input. A symbol for the resulting LPM is shown in the top left corner. Note that if *add\_sub* = 1 then *result* = A + B; otherwise, *result* = A - B. This interpretation of the control input and the operation performed is different from our original design in Figures 1 and 2, which we have to account for in the modified design. Observe that we have included this change in the circuit in Figure 3. Click Next.

MegaWizard Plug-In Manager - LPM_ADD_SUB [page 4 of 8]							
🍎 LPM_ADD_SU	В		About	Docun	nentation		
Parameter     Z EDA     Summary     General 2     Ports     Pipelining							
Resource Usage	Is the 'dataa' or No, both val Yes, dataa = Yes, datab = Which type of au Unsigned Signed	Jes vary	De De	ec 🔻			
32 lut		Cancel	< <u>B</u> ack	Next >	Einish		

Figure 7. Further specification of inputs.

5. In the box in Figure 7, specify that the values of both inputs may vary and select Signed for the type of addition/subtraction. Click Next.

MegaWizard Plug-In Manager - LP	M_ADD_SUB [page 5 of 8]	
LPM_ADD	_SUB	Documentation
1 Parameter 2 EDA 3 Summa Settings		
General 2 Ports Pi	Do you want any optional inputs or outpu Input: Create a carry/borrow-out inpu Outputs: Create a carry/borrow-in outpu Create an overflow output	it
Resource Usage	Cancel < Back 1	Jext > Einish

Figure 8. Specify the Overflow output.

6. The box in Figure 8 allows the designer to indicate optional inputs and outputs that may be specified. Since we need the overflow signal, make the Create an overflow output choice and press Next.




Figure 9. Refuse the pipelining option.

- 7. In the box in Figure 9 say No to the pipelining option and click Next.
- 8. Figure 10 shows the simulation model files needed to simulate the generated design. Press Next to proceed to the final page.

MegaWizard Plug-In Manager - LI	PM_ADD_SUB [page 7 of 8] ·	- EDA				
LPM_ADD	SUB		About	Docur	nentation	
1 Parameter 2 EDA 3 Summ Settings	ary					
megaddsub	Simulation Libraries To properly simulate the generat file(s) are needed	ed design file	es, the follow	ving simulati	on model	
dataa[150]	File Description					
datab[15.0]	Ipm LPM megafunction simula	ion library				
	Timing and resource estimation -					
	Generates a netlist for timing and resource estimation for this megafunction. If you are synthesizing your design with a third-party synthesis tool, using a timing and resource estimation netlist can allow for better design optimization. Not all third-party synthesis tools support this feature - check with the tool					
	vendor for complete support info	rmation.				
	Note: Netlist generation can be design and the speed of your sy generation to complete.					
Resource Usage	Generate netlist					
33 lut -		Cancel	< <u>B</u> ack	Next >	Einish	

Figure 10. Simulation model files.

9. Figure 11 gives a summary which shows the files that the wizard will create. Press Finish to complete the process.

MegaWizard Plug-In Manager	- LPM_ADD_SUB [page 8 of 8] 9	Summary
LPM_AD	D_SUB	About Documentation
1 Parameter 2 EDA 3 Su Settings	mmary	
dataa[15.0] datab[15.0] datab[15.0] overflow	automatically generated, and a red cl Finish to generate the selected files, subsequent MegaWizard Plug-In Man	e. A gray checkmark indicates a file that is heckmark indicates an optional file. Click The state of each checkbox is maintained in ager sessions. Hates the selected files in the following
	File	Description
	megaddsub.vhd     megaddsub.inc     megaddsub.cmp     megaddsub.st     megaddsub.jinst.vhd     megaddsub_inst.vhd     megaddsub_waveforms.html     imegaddsub_wave*.jpg	Variation file AHDL Include file VHDL component declaration file Quartus II symbol file Instantiation template file Sample waveforms in summary Sample waveform file(s)
Resource Usage 33 lut		Cancel < Back Next > Finish

Figure 11. Files created by the wizard.

10. The box in Figure 12 may pop up. If it does, make sure to press No, since adding the newly generated files to the project is not needed when using VHDL (in fact, this may cause compilation errors).




Figure 12. Do not add the new files to the project.

## **3** Augmented Circuit with an LPM

We will use the file *megaddsub.vhd* in our modified design. Figure 13 depicts the VHDL code in this file; note that we have not shown the comments in order to keep the figure small.

// Adder/subtractor module created by the MegaWizard LIBRARY ieee; USE ieee.std\_logic\_1164.all; LIBRARY lpm; USE lpm.all; ENTITY megaddsub IS PORT ( add\_sub : IN STD\_LOGIC ; dataa : IN STD\_LOGIC\_VECTOR (15 DOWNTO 0); datab : IN STD\_LOGIC\_VECTOR (15 DOWNTO 0); overflow : OUT STD\_LOGIC ); : OUT STD\_LOGIC\_VECTOR (15 DOWNTO 0); result END megaddsub; ARCHITECTURE SYN OF megaddsub IS SIGNAL sub wire0 : STD LOGIC ; SIGNAL sub\_wire1 : STD\_LOGIC\_VECTOR (15 DOWNTO 0); COMPONENT lpm\_add\_sub GENERIC ( lpm\_direction : STRING; lpm\_hint : STRING; lpm\_representation : STRING; lpm\_type : STRING; lpm\_width : NATURAL ); PORT ( :dataa IN STD\_LOGIC\_VECTOR (15 DOWNTO 0); add sub : IN STD LOGIC; : IN STD LOGIC VECTOR (15 DOWNTO 0); datab overflow : OUT STD\_LOGIC; : OUT STD\_LOGIC\_VECTOR (15 DOWNTO 0) ); result END COMPONENT; BEGIN overflow <= sub\_wire0; result <= sub\_wire1(15 DOWNTO 0); lpm\_add\_sub\_component : lpm\_add\_sub GENERIC MAP ( lpm\_direction => "UNUSED", lpm\_hint => "ONE\_INPUT\_IS\_CONSTANT=NO,CIN\_USED=NO", lpm\_representation => "SIGNED", lpm\_type => "LPM\_ADD\_SUB",  $lpm_width => 16$ ) PORT MAP ( dataa => dataa, add\_sub => add\_sub, datab => datab, overflow => sub\_wire0, result => sub\_wire1 ); END SYN;

Figure 13. VHDL code for the ADD\_SUB LPM.

The modified VHDL code for the adder/subtractor design is given in Figure 14. It incorporates the code in Figure 13 as a component. Put this code into a file *addersubtractor2.vhd* under the directory *tutorial\_lpm*. For conve-

nience, the required file *addersubtractor2.vhd* is provided in the directory *DE1\_tutorials\design\_files*, which is included on the CD-ROM that accompanies the DE1 board and can also be found on Altera's DE1 web pages. The key differences between this code and Figure 2 are:

- The statements that define the *over\_flow* signal and the XOR gates (along with the signal H) are no longer needed.
- The *adderk* entity, which specifies the adder circuit, is replaced by *megaddsub* entity. Note that the *dataa* and *datab* inputs shown in Figure 6 are driven by the G and *Breg* vectors, respectively.
- *AddSubR* signal is specified to be the inverted version of the *AddSub* signal to conform with the usage of this control signal in the LPM.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- Top-level entity
ENTITY addersubtractor2 IS
    GENERIC (n : INTEGER := 16);
                                : IN STD LOGIC VECTOR(n-1 \text{ DOWNTO } 0);
    PORT (A, B
          Clock, Reset, Sel, AddSub : IN STD_LOGIC ;
          Ζ
                                : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0);
          Overflow
                                 : OUT STD_LOGIC);
END addersubtractor2;
ARCHITECTURE Behavior OF addersubtractor2 IS
    SIGNAL G, M, Areg, Breg, Zreg, : STD LOGIC VECTOR(n-1 DOWNTO 0);
    SIGNAL SelR, AddSubR, over flow : STD LOGIC ;
    COMPONENT mux2to1
       GENERIC (k : INTEGER := 8);
       PORT (V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
              Selm : IN STD_LOGIC ;
              F
                    : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0));
    END COMPONENT;
    COMPONENT megaddsub
                       : IN STD_LOGIC;
       PORT (add_sub
              dataa, datab : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
              result
                       : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
              overflow : OUT STD LOGIC);
    END COMPONENT;
BEGIN
— Define flip-flops and registers
    PROCESS (Reset, Clock)
    BEGIN
       IF Reset = '1' THEN
           Areg <= (OTHERS => '0'); Breg <= (OTHERS => '0');
           Zreg \le (OTHERS => '0'); SelR \le '0'; AddSubR \le '0'; Overflow \le '0';
       ELSIF Clock'EVENT AND Clock = '1' THEN
           Areg \leq = A; Breg \leq = B; Zreg \leq = M;
           SelR <= Sel; AddSubR <= NOT AddSub; Overflow <= over_flow;
       END IF;
    END PROCESS;
```

. . . continued in Part  $\boldsymbol{b}$ 

Figure 14. VHDL code for the circuit in Figure 3 (Part *a*).

```
-- Define combinational circuit
   nbit_addsub: megaddsub
       PORT MAP (AddSubR, G, Breg, M, over_flow);
   multiplexer: mux2to1
       GENERIC MAP ( k => n )
       PORT MAP (Areg, Z, SelR, G);
   Z \leq Zreg;
END Behavior;
-- k-bit 2-to-1 multiplexer
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
   GENERIC (k : INTEGER := 8);
   PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
          Selm : IN STD_LOGIC ;
                : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0));
          F
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   PROCESS (V, W, Selm)
   BEGIN
       IF Selm = '0' THEN
          F \leq V;
       ELSE
          F \leq W;
       END IF;
   END PROCESS ;
END Behavior;
-- 16-bit adder/subtractor LPM created by the MegaWizard
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
ENTITY megaddsub IS
   PORT ( add_sub : IN STD_LOGIC ;
          dataa
                  : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                  : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
           datab
                  : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
          result
          overflow : OUT STD_LOGIC );
END megaddsub;
ARCHITECTURE SYN OF megaddsub IS
   SIGNAL sub_wire0 : STD_LOGIC ;
   SIGNAL sub_wire1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
```

 $\dots$  continued in Part c

Figure 14. VHDL code for the circuit in Figure 3 (Part *b*).

```
COMPONENT lpm_add_sub
   GENERIC ( lpm_width : NATURAL;
          lpm_direction : STRING;
          lpm_type : STRING;
          lpm_hint : STRING );
   PORT ( dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
          add_sub : IN STD_LOGIC;
          datab
                : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
          overflow : OUT STD_LOGIC;
          result
                : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) );
   END COMPONENT;
BEGIN
   overflow \leq  sub wire0;
   result <= sub_wire1(15 DOWNTO 0);
   lpm_add_sub_component : lpm_add_sub
   GENERIC MAP ( lpm_width => 16,
          lpm_direction => "UNUSED",
          lpm_type => "LPM_ADD_SUB",
          lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO")
   PORT MAP ( dataa => dataa,
          add_sub => add_sub,
          datab => datab,
          overflow => sub_wire0,
          result => sub_wire1 );
END SYN:
```

Figure 14. VHDL code for the circuit in Figure 3 (Part *c*).

If you copied the file *addersubtractor2.vhd* from the *DE1\_tutorials\design\_files* directory, you have to include this file in the project. To do so, select Project > Add/Remove Files in Project to reach the window in Figure 15. Browse for the available files by clicking the button File name: ... to reach the window in Figure 16. Select the file *addersubtractor2.vhd* and click Open, which returns to the window in Figure 15. Click Add to include the file and then click OK. Now, the modified design can be compiled and simulated in the usual way.

ategory:							
General	Fi	les					
- Files Libraries		Coloct the design	files were used to	in alcode in the	project. Click Add		an films in the
- Device		project directory to		riciude în the	project. Click Add	Air to add air desig	in nies in trie
Device Operating Settings and Conditions							
Voltage Temperature		File name:					Add
Compilation Process Settings Early Timing Estimate		File name	Туре	Library	Design entry/s	HDL version	Add All
Incremental Compilation							Remove
<ul> <li>EDA Tool Settings</li> <li>Design Entry/Synthesis</li> <li>Simulation</li> </ul>							Up
- Timing Analysis							Down
Formal Verification     Physical Synthesis							Properties
Board-Level							
Analysis & Synthesis Settings							
Verilog HDL Input							
- Default Parameters							
Synthesis Netlist Optimizations							
Fitter Settings							
Physical Synthesis Optimization							
Timing Analysis Settings							
<ul> <li>TimeQuest Timing Analyzer</li> <li>Classic Timing Analyzer Setting</li> </ul>							
Lassic Timing Analyzer Setting							
- Assembler							
- Design Assistant		<				>	
- SignalTap II Logic Analyzer							
– Logic Analyzer Interface 💦 👡							
7. Cimulator Cottings					1	ОК	Cancel

Figure 15. Inclusion of the new file in the project.

Select File					×
Look jn:	Control_lpm		•	🗈 💣 💷-	
My Recent Documents Desktop My Documents	db addersubtrac megaddsub.v				
My Computer					0
My Network Places	File <u>n</u> ame: Files of <u>type:</u>	addersubtractor2.vhd Design Files (*.tdf;*.vhd;*.vh	dl;*.v;*.vlg;*.	verilog 💌	<u>O</u> pen Cancel

Figure 16. Specify the *addersubtractor2.vhd* file.

### **4** Results for the Augmented Design

Compile the design and look at the summary, which is depicted in Figure 17. Observe that the modified design is implemented with a similar number of logic elements compared to using the code in Figure 2.




Figure 17. Compilation Results for the Augmented Circuit.

Copyright ©2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.