

2009 ITRS ORTC  
Technology Trends  
[from Taiwan Public Conference and online  
Exec. Summary at [www.itrs.net](http://www.itrs.net) ]

For the IEEE Santa Clara Chapter Special Topic, Tues, 03/16/10  
National Semiconductor Site

Allan - Rev 0, 03/16/10



**Work in Progress – Do Not Publish!**

# Agenda

- History/Background
- Pre-Summary
- Moore's Law and More
- Technology Pacing Trends Update
- Some TWG Highlights
- 2009 ITRS 450mm Timing Update
- Summary
  
- Backup



# 2007-08 - 10<sup>th</sup> Anniversary of ITRS!

<http://www.itrs.net> [\*incl. Public Presentations]




Europe

Japan

Korea

Taiwan

USA



Work in Progress – Do Not Publish!

# 2009 ITRS ORTC (pre-)Summary

- 1) ORTC Model Completed and delivered to TWGs for TWG Interdependency Preparation
  - 1) MPU Model completed based upon Design TWG model proposals
  - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
  - 3) Some new features:
    - 1) “Beyond CMOS” timing added for ERD/ERM early research and transfer to PIDS
    - 2) “Equivalent Scaling” Timing updated and compared to “Dimensional” Trends
    - 3) “More than Moore” white paper to be added [in 2010] to ITRS website at [www.itrs.net](http://www.itrs.net)
- 2) MPU M1 Update
  - 1) 2-year cycle trend added and extended through 2013
  - 2) Cross-over DRAM M1 2010/45nm
  - 3) Plus Smaller 60f<sup>2</sup> Design TWG SRAM 6t cell Design Factor
  - 4) Plus Smaller 175f<sup>2</sup> still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
  - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
  - 2) However, new 4f<sup>2</sup> Design factor begins 2011
- 4) Flash Un-contacted Poly – extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added “equivalent scaling” bit design:
  - 1) Inserted 3bits/cell MLC 2009-11; and
  - 2) Delayed 4bits/cell (2 companies in production) until 2012



## 2009 ITRS ORTC (pre-)Summary (cont.)

- 5) MPU GLpr – '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph – '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
  - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
  - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
  - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
  - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
  - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
  - 2) smaller Chip Sizes (<60mm<sup>2</sup>) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
  - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
  - 2) growing Chip Sizes after return to 3-year technology cycle
  - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-16
  - 1) New “double S-curve” graphic added to Executive Summary to clarify



Work in Progress – Do Not Publish!

# 2009 ITRS Update Highlights (pre-)Summary (cont.)

Some ITRS TWG Chapter Highlights (more at [www.itrs.net](http://www.itrs.net) )

- Design and System Driver Continue to Provide More Roadmap Detail and Framework for Application Needs and cross-TWG “equiv. scaling” Potential Solutions
- Litho Technology Potential Solution options Cost of Ownership Tradeoff
- PIDS tables adapted to new ORTC trends, plus Transistor “equivalent scaling” Modeling Developed for Performance and Power Options
- ERD/ERM workshops underway to prioritize “Beyond CMOS” “information processing” potential solutions, including next storage element
- A&P New Categories and TSV focus on accelerating 3D SIP and 3D Interconnect implementations
- FI – focus on productivity improvement through systematic waste reduction
- Additional Details Available in Online Roadmaps and Public Presentations at [www.itrs.net](http://www.itrs.net) ; incl. linked Future Fab 2009 ITRS special edition articles



**Work in Progress – Do Not Publish!**


# 2007 ITRS Executive Summary Fig 4

## Moore's Law & More


✓ **New work In 2009**

Traditional ORTC Models

Functional Diversification (More than Moore)



Scaling (More Moore)  
[Geometrical & Equivalent scaling]  
Baseline CMOS: CPU, Memory, Logic



New in 2009:  
✓ More than Moore "White Paper"  
✓ More Commentary In ITWG Chapters

New in 2009:  
✓ Survey updates to ORTC Models  
✓ Equivalent Scaling Roadmap Timing Synchronized with PIDS and FEP

Online in 2008:  
✓ SIP "White Paper"  
[www.itrs.net/papers.html](http://www.itrs.net/papers.html)

New in 2009:  
✓ Research and PIDS transfer timing clarified  
✓ Work underway to identify next storage element

Beyond CMOS

Work in Progress – Do Not Publish!



Source: 2009 ITRS - Executive Summary Fig 1

# ITRS Definitions - “Moore’s Law and More”

Below are the “ITRS-approved definitions” from the 2009 Executive Summary Glossary online at [www.itrs.net](http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.pdf);  
[http://www.itrs.net/Links/2009ITRS/2009Chapters\\_2009Tables/2009\\_ExecSum.pdf](http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.pdf) :

## **GLOSSARY**

### **KEY ROADMAP TECHNOLOGY CHARACTERISTICS TERMINOLOGY (ALSO WITH OBSERVATIONS AND ANALYSIS)**

**PLEASE NOTE THAT THE 2009 ITRS GLOSSARY INCLUDES NEW DEFINITION ADDITIONS AND UPDATES.**

#### **Moore’s Law—**

[Is] An historical observation by Gordon Moore, that the market demand (and semiconductor industry response) for functionality per chip (bits, transistors) doubles every 1.5 to 2 years. He also observed that device affordability must be taken into account and also performance. Although viewed by some as a “self-fulfilling” prophecy, “Moore’s Law” has been recently acknowledged and celebrated as a consistent macro trend and key indicator of successful leading-edge semiconductor products and companies for the past 40 years.

#### **Scaling (“More Moore”)—**

- **Geometrical** (*constant field*) *Scaling* refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.
- **Equivalent Scaling** (*occurs in conjunction with, and also enables, continued geometrical scaling*) refers to 3-dimensional device structure (“Design Factor”) improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.
- **Design Equivalent Scaling** (*occurs in conjunction with equivalent scaling and continued geometric scaling*) refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.
  - o “Examples (not exhaustive) are: Design for variability; low power design (sleep modes, hibernation, clock gating, multi-Vdd, etc.); and homogeneous and heterogeneous multicore SOC architectures.”
  - o Addresses the need for quantifiable, specific Design Technologies that address the power and performance tradeoffs associated with meeting “More Moore” functionality needs, and may also drive “More Moore” architectural functionality as part of the solution to power and performance needs.

#### **Functional Diversification (“More than Moore”)—**

The incorporation into devices of functionalities that do not necessarily scale according to “Moore’s Law,” but provides additional value to the end customer in different ways. The “More-than-Moore” approach typically allows for the non-digital functionalities (e.g., RF communication, power control, passive components, sensors, actuators) to migrate from the system board-level into a particular package-level (SiP) or chip-level (SoC) potential solution.

Design technologies enable new functionality that takes advantage of More than Moore technologies. “Examples (not exhaustive) are: Heterogeneous system partitioning and simulation; software; analog and mixed signal design technologies for sensors and actuators; and new methods and tools for co-design and co-simulation of SiP, MEMS, and biotechnology.” Addresses the need for design technologies which enable functional diversification

#### **Beyond CMOS—**

Emerging research devices, focused on a “new switch” used to process information, typically exploiting a new state variable to provide functional scaling substantially beyond that attainable by ultimately scaled CMOS. Substantial scaling beyond CMOS is defined in terms of functional density, increased performance, dramatically reduced power, etc. The “new switch” refers to an “information processing element or technology,” which is associated with compatible storage or memory and interconnect functions [“new storage element” to be developed in the 2010 and 2011 ERD/ERM work].

Examples of Beyond CMOS include: carbon-based nano-electronics, spin-based devices, ferromagnetic logic, atomic switch, NEMS switches, etc.




**Work in Progress – Do Not Publish!**



# Industry "Node"\* Alignment w/ITRS

DRAM Density "Equiv. Scaling":	8f <sup>2</sup>	8f <sup>2</sup>	6f <sup>2</sup>	4f <sup>2</sup>	TBD	TBD	TBD
Flash Density MLC "Equiv. Scaling":	16/11/8/5.5/4f <sup>2</sup> : 2b/cell	2.0f <sup>2</sup> : 2b/cell	1.5f <sup>2</sup> : 3b/cell	1.0f <sup>2</sup> : 4b/cell	TBD	TBD	TBD
MPU Perform/Power "Equiv. Scaling":	Copper	Strain	HiK/MG I, II	FDSOI	MUGFET; SiGE	III/V Hi-u	TBD



**"Node" vs M1 and Poly Alignment**

<b>2009 ITWG Table Timing:</b>	<b>2007</b>		<b>2010</b>		<b>2013</b>		<b>2016</b>		<b>2019]</b>
<b>2009 IS ITRS Flash Poly :</b>	54nm 45nm		32nm		22nm		16nm		11nm
<b>2009 IS ITRS DRAM M1 :</b>	68nm		45nm		32nm		22nm		16nm
<b>MPU/hpASIC "Node*":</b>	"45nm"	"32nm"	"22nm"	"16nm"	"11nm"	"8nm"			
<b>2009 ITRS MPU/hpASIC M1 :</b>	76nm 65nm	54nm	45nm 38nm	32nm 27nm	19nm	13nm			
<b>2009 ITRS hi-perf GLpr :</b>	54nm 47nm	47nm	41nm 35nm	31nm 28nm	20nm	14nm			
<b>2009 ITRS hi-perf GLph :</b>	32nm 29nm	29nm	27nm 24nm	22nm 20nm	15nm	12nm			

2009 ITRS: 2009-2024

\*Notes on "Nodes": DRAM, Flash "Nodes" ~ M1 and Poly Half-pitch. However high performance Logic (MPU, hpASIC) may have node "labels" Associated with their dimensional technology progress, as referenced in:

- 1) MPU reference: Mark Bohr Tutorial, Jul'09: [http://www.wesrch.com/Documents/view\\_editorial.php?flag=3&editorial\\_id=EL1FYLN](http://www.wesrch.com/Documents/view_editorial.php?flag=3&editorial_id=EL1FYLN)
- 2) hpASIC reference TSMC "Nodes" Articles: [http://www.tsmc.com/news/other/asp/200903200529\\_TSMC\\_Unveils\\_32nm\\_28nm\\_Process\\_Technology\\_Roadmap.htm](http://www.tsmc.com/news/other/asp/200903200529_TSMC_Unveils_32nm_28nm_Process_Technology_Roadmap.htm); [http://www.tsmc.com/news/semiconductor/asp/200903200529\\_TSMC\\_Unveils\\_32nm\\_28nm\\_Process\\_Technology\\_Roadmap.htm](http://www.tsmc.com/news/semiconductor/asp/200903200529_TSMC_Unveils_32nm_28nm_Process_Technology_Roadmap.htm)

MPU & ASIC Low-Power versions typically lag Gate Length to manage power and performance trade-offs at the same M1-based density "Node" as high-performance versions




Work in Progress – Do Not Publish!

# “Equivalent Scaling Process Technologies Timing”

New for 2009


[PIDS/FEP – “Simplified Transistor Roadmap”] - [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]



Source: 2009 ITRS - Exec. Summary Fig 7c  
 [Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC)

Work in Progress – Do Not Publish!

# Production Ramp-up Model and Technology **Cycle Timing**



Additional Lead-time: ERD/ERM Research and PIDS Transfer




Source: 2009 ITRS - Exec. Summary Fig 2a

Work in Progress – Do Not Publish!

# ERD/ERM Long-Range R&D and PIDS Transfer Timing Model Technology Cycle Timing

[Example: III-V MOSFET High-mobility Channel Replacement Materials]

New for 2009



III/V Hi- $\mu$  gate  
Example:

2011      2013      2015      2017      2019      2021




Source: 2009 ITRS - Executive Summary Fig 2b

Work in Progress – Do Not Publish!

Figure 7a

2009 ITRS - Technology Trends

Memory



Source: 2009 ITRS - Executive Summary Fig 7a


Work in Progress – Do Not Publish!

Including '11 snapshot Analysis

Figure 7b


2009 ITRS - Technology Trends

Logic



Source: 2009 ITRS - Executive Summary Fig 7b

Work in Progress – Do Not Publish!




Source: 2009 ITRS - Executive Summary Fig 8

Work in Progress – Do Not Publish!

Figure 9a

2009 ITRS - Functions/chip and Chip Size

Memory



Source: 2009 ITRS - Executive Summary Fig 9a


Work in Progress – Do Not Publish!



Figure 9b

2009 ITRS - Functions/chip and Chip Size

Logic




Source: 2009 ITRS - Executive Summary Fig 9b

Work in Progress – Do Not Publish!

# Evolution of CPUs

\* <http://www.intel.com/technology/architecture-silicon/2billion.htm>  
 \*[Next-generation Intel® Itanium® processors (codenamed Tukwila).. processor-based server technology..As the world's first 2-billion transistor microprocessor.. targeted for production in Q1 2010..]



Source: <http://www.sonoma.edu/users/f/farahman/sonoma/courses/es310/Lectures/Chapter1.ppt#317,20,Evolution%20of%20CPUs>

In 1965, Gordon Moore, co-founder of Intel, indicated that the number of **transistors per square** inch on integrated circuits **had doubled every year** since the integrated circuit was invented. Moore predicted that this trend would continue for the foreseeable future.

**Work in Progress – Do Not Publish!**

# Some Selected ITWG Chapter Highlights

- Design and System Drivers
- Litho
- PIDS
- ERD
- A&P
- FI
- Exec Summary 450mm “Special Topic”
- See rest and much more at [www.itrs.net](http://www.itrs.net)



# 2009 Design & System Drivers ITWGs

## Design

1. **Software, system level design productivity critical to roadmap**
2. **Initiated reliability / resilience roadmap**
3. **System-level design technology is key to power efficiency**
4. **Design cost will be contained through innovation**


## System Drivers

1. **Design update to ORTC: SRAM, logic, defect density models**
2. **Updated key system drivers: SOC-Consumer Portable, MPU**
3. **Frequency-power envelope remains critical for industry**
4. **Updated System Drivers, no new drivers**
5. **Expanded cross-TWG and public activity (DAC '09 workshop)**



# Design and System Drivers Overview (2004-9)

1. Increasingly quantitative roadmap
2. Increasingly complete driver set




# 2009 Litho

- Lithography solutions for 2010
  - 45 nm half-pitch CoO is Driving 193 Immersion Single Exposure for DRAM/MPU
  - Flash using Double Patterning (Spacer) for 32 nm half-pitch
- Lithography solutions for 2013
  - 32 nm half-pitch Double patterning or EUV? for DRAM/MPU
  - 22 nm half-pitch Double patterning or EUV for Flash
- Double exposure / patterning requires a complex set of parameters when different exposures are used to define single layers
- LER and CD Control Still remain as a Dominant Issue
- Mask Complexity for Double patterning
- Mask Infrastructure for EUV



# Litho Potential Solutions



Work in Progress – Do Not Publish!

# Litho Potential Solutions Cost of Ownership Tradeoff




Figure 2. The Relative Cost of Ownership for the Critical Level of a 5000-Wafer Run Device vs. Lithography Process and Node



# 2009 PIDS

## Logic

- Ring-oscillator delay added. Fan-out = 1 and 4.
- $I_{sat}$  of  $p$ -MOSFET added. Other parameters assumed symmetric.
- Subthreshold currents held constant independent of  $L_{gate}$ /year.  
HP, LOP, LSTP = 100 nA/ $\mu$ m, 5 nA/ $\mu$ m, 50 pA/ $\mu$ m respectively.
- Criterion for S/D parasitic resistance set for degradation of 33%.

## DRAM

- Small cell factor-4F<sup>2</sup> introduced in 2011.
- DRAM product size 1 yr delay from ITRS 2007/2008 (4 Gb in 2011).

## NVM

- Floating-gate to charge-trapping NAND flash transition in 2012, delay 2 yr.
- 3 bit/cell – 4bit/cell transition delays 2 years, to 2012.
- 3-D charge-trapping flash in 2014, delay 1 year.
- STT (spin-torque-transfer) MRAM added.

## Reliability

- Major revisions in the reliability requirement specifications.



# 2009 ERD


- ◆ Process for Technology Transfer to PIDS/FEP made explicit
- ◆ Logic Devices
  - ❖ New Logic Table structure defined to identify three device categories  
(1 – Extend CMOS; 2 – Charge-based Non-CMOS; 3 – Non-charge-based Beyond-CMOS)
  - ❖ New potential solution table for “Carbon-based Nanoelectronics”
- ◆ Memory Devices
  - ❖ Transfer Engineered Tunnel Barrier Memory to PIDS/FEP
  - ❖ A new taxonomy for categorizing resistive memories introduced.
  - ❖ An assessment of new memory devices is underway
  - ❖ STTRAM and Nano-wire PCM scaled beyond 15nm
- ◆ Architecture
  - ❖ New Architectural work for benchmarking “Beyond CMOS” devices is underway
  - ❖ New Memory Architecture section includes 1) memory architecture. 2) a new inference compute proposal, and 3) a conceptual thermodynamic method for evaluating architecture.



Work in Progress – Do Not Publish!

# Evolution of Extended CMOS

Elements



Beyond CMOS

year




Work in Progress – Do Not Publish!

# A&P 2009

## Revision made to single chip package categories

### Previous Categories

Low-cost/hand held
Cost performance
High performance
Harsh



### New Categories

Low-end, Low-cost
Mobile/Handheld
Memory
Cost performance
High performance
Harsh





# 2009 Factory Integration

- Mission changeover
  - 200→300mm driver →NGF
  - More FO service oriented requirements
  - Less physical requirements except for 450mm
- FI proposes Waste Reduction drive in ITRS
  - In parallel with Si Scaling
  - Encouragement through cross TWG activity
  - Plan Waste Reduction as roadmap at each TWG
- Systematic productivity improvement
  - Systematic waste reduction by systematic PDCA cycle execution as NGF enabler
  - Proactive visualization
  - FI set up 2 waste metrics
- 2010 and after
  - More on waste reduction
    - Seek for acceptance by other ITWGs and needed FO services
  - Green Initiative implementation
    - Need energy saving waste management metrics
  - Systematic restructuring of Potential Solution




# FI Focus on Wafer Manufacturing


## FITWG Thrust Teams



Factory Operations



Production Equipment




AMHS



Factory Information & Control Systems



Facilities



### Factory is driven by Cost, Quality, Productivity, Speed, and Flexibility

- ☞ Reduce factory capital and operating costs per function
- ☞ Faster delivery of new and volume products to the end customer
- ☞ Efficient/Effective volume/mix production, high reliability, & high equipment reuse
- ☞ Enable rapid process technology shrinks as well as systematic productivity waste reduction



Work in Progress – Do Not Publish!

# 2009 ITRS 450mm Update

[from Public ORTC San Francisco SEMICON, July, 2009]

ITRS IRC 2009 Position (Source 2009 Executive summary; 450mm Special Topic):

“...Intel, Samsung, and TSMC (IST) announced in May’08 that they will work together with suppliers, other semiconductor players and ISMI to develop 450mm with a goal of a pilot line in 2012. Full production may be 2-3 years after that<sup>[1]</sup>. This Public announcement and assessment may be subject to revision based on future statements; but it is the statement of record by these three companies and ISMI, as of the date of writing of the ITRS 2009 edition

The timing of the production ramp of 450 mm facilities (versus early pilot line capability) depends not only on the mastering of all technical issues, associated with this transition to a new diameter, but also on the preparedness of the industry. To assess the likelihood of that timing, the whole value chain must therefore be examined...”

“...Furthermore, and new in the 2009 ITRS, a 450mm Production Ramp-up Model Graphic has been provided (Figure 2c) to clarify the special dual “S-curve” timing required when a new wafer generation is being introduced [modeled after the experience with the 300mm wafer generation ramp on two succeeding technology cycles in the 2001-2003 (180nm-130nm M1) timeframe]....”

[1] Source: “May 2008”/ “Oct 2008 ISMI symposium”/Dec’08 ISMI 450mm Transition Program Status Update for ITRS IRC, Seoul, Korea [and also at SEMICON Japan]




**2009 ITRS WORK IN PROGRESS – DO NOT PUBLISH**

**WORK IN PROGRESS – DO NOT PUBLISH!**



# 450mm Production Ramp-up Model

[ 2009 Figure 2c A Typical Wafer Generation Pilot Line and Production "Ramp" Curve ]



Source: 2009 ITRS - Executive Summary Fig 2c

Work in Progress – Do Not Publish!

# 2009 ITRS ORTC Summary

- 1) ORTC Model Completed and delivered to TWGs for TWG Interdependency Preparation
  - 1) MPU Model completed based upon Design TWG model proposals
  - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
  - 3) Some new features:
    - 1) “Beyond CMOS” timing added for ERD/ERM early research and transfer to PIDS
    - 2) “Equivalent Scaling” Timing updated and compared to “Dimensional” Trends
    - 3) “More than Moore” white paper to be added [in 2010] to ITRS website at [www.itrs.net](http://www.itrs.net)
- 2) MPU M1 Update
  - 1) 2-year cycle trend added and extended through 2013
  - 2) Cross-over DRAM M1 2010/45nm
  - 3) Plus Smaller  $60f^2$  Design TWG SRAM 6t cell Design Factor
  - 4) Plus Smaller  $175f^2$  still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
  - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
  - 2) However, new  $4f^2$  Design factor begins 2011
- 4) Flash Un-contacted Poly – extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added “equivalent scaling” bit design:
  - 1) Inserted 3bits/cell MLC 2009-11; and
  - 2) Delayed 4bits/cell (2 companies in production) until 2012



# 2009 ITRS ORTC Summary (cont.)

- 5) MPU GLpr – '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph – '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
  - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
  - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
  - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
  - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
  - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
  - 2) smaller Chip Sizes (<60mm<sup>2</sup>) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
  - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
  - 2) growing Chip Sizes after return to 3-year technology cycle
  - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-16



New “double S-curve” graphic added to Executive Summary to clarify

# 2009 ITRS Update Highlights Summary (cont.)

Some ITRS TWG Chapter Highlights (more at [www.itrs.net](http://www.itrs.net) )

- Design and System Driver Continue to Provide More Roadmap Detail and Framework for Application Needs and cross-TWG “equiv. scaling” Potential Solutions
- Litho Technology Potential Solution options Cost of Ownership Tradeoff
- PIDS tables adapted to new ORTC trends, plus Transistor “equivalent scaling” Modeling Developed for Performance and Power Options
- ERD/ERM workshops underway to prioritize “Beyond CMOS” “information processing” potential solutions, including next storage element
- A&P New Categories and TSV focus on accelerating 3D SIP and 3D Interconnect implementations
- FI – focus on productivity improvement through systematic waste reduction
- Additional Details Available in Online Roadmaps and Public Presentations at [www.itrs.net](http://www.itrs.net) ; incl. linked Future Fab 2009 ITRS special edition articles



# Backup

- ITRS online resources
- Frequency Trends
- MtM graphic
- Beyond CMOS Graphic
- Half-pitch definitions
- SICAS Technology Capacity trends




# ITRS online resources

- [www.itrs.net/](http://www.itrs.net/)
  - <http://www.itrs.net/Links/2009ITRS/Home2009.htm>  
[2009 TRS Roadmap Publication]
  - <http://www.itrs.net/Links/2009Winter/Presentations.html>  
[2009 December Taiwan Public Conference Presentations]
  - <http://future-fab.com/welcome.asp> [special 2009 ITRS edition]
  - [http://www.itrs.net/Links/2007ITRS/LinkedFiles/AP/AP\\_Paper.pdf](http://www.itrs.net/Links/2007ITRS/LinkedFiles/AP/AP_Paper.pdf) [A&P SIP White Paper]



**New Design TWG  
2007 ITRS Frequency  
Historical Data vs 2005 ITRS  
And Proposed\* Trend Ave ~8% CAGR**



\* Source: Various, per ITRS Design TWG ca August 2007



Work in Progress – Do Not Publish!





[2009 – Unchanged]

# 2007/08 ITRS “Moore’s Law and More” Alternative Definition Graphic

*Baseline  
CMOS*

*Memory*

*RF*

*HV  
Power*

*Passives*

*Sensors,  
Actuators*

*Bio-chips,  
Fluidics*

**“More Moore”**

**“More than Moore”**

Computing &  
Data Storage

Sense, interact,  
Empower

***Heterogeneous Integration***

*System on Chip (SOC) and System In Package (SIP)*



Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC) 41

**Work in Progress – Do Not Publish!**

[2009 – Unchanged]

# 2008 ITRS “Beyond CMOS” Definition Graphic

*Baseline* *Ultimately* *Functionally*  
*CMOS* *Scaled CMOS* *Enhanced CMOS*

*Nanowire* *Ferromagnetic* *Spin Logic*  
*Electronics* *Logic Devices* *Devices*

32nm

22nm

16nm

11nm

8nm

Multiple gate MOSFETs

Channel Replacement Materials

Low Dimensional Materials Channels

“More Moore”

New State Variable

New Devices

New Data Representation

New Data Processing

Algorithms

“Beyond CMOS”

**Computing and Data Storage Beyond CMOS**



*Source: Emerging Research Device Working Group*



Work in Progress – Do Not Publish!

## 2009 Definition of the Half Pitch – unchanged

[No single-product “node” designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]




Source: 2009 ITRS - Exec. Summary Fig 1

Work in Progress – Do Not Publish!

# Technology Cycle Timing Compared to Actual Wafer Production Technology Capacity Distribution

Updated for 2009



\* Note: The wafer production capacity data are plotted from the SICAS\* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized.

Source: 2009 ITRS - Executive Summary Fig 3

Work in Progress – Do Not Publish!

