2009 ITRS ORTC Technology Trends [from Taiwan Public Conference and online Exec. Summary at <u>www.itrs.net</u>]

For the IEEE Santa Clara Chapter Special Topic, Tues, 03/16/10 National Semiconductor Site

Allan - Rev 0, 03/16/10



Agenda

- History/Background
- Pre-Summary
- Moore's Law and More
- Technology Pacing Trends Update
- Some TWG Highlights
- 2009 ITRS 450mm Timing Update
- Summary
- Backup



2007-08 - 10th Anniversary of ITRS!

http://www.itrs.net [*incl. Public Presentations]





2009 ITRS ORTC (pre-)Summary

- 1) ORTC Model Completed and delivered to TWGs for TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 3) Some new features:
 - 1) "Beyond CMOS" timing added for ERD/ERM early research and transfer to PIDS
 - 2) "Equivalent Scaling" Timing updated and compared to "Dimensional" Trends
 - 3) "More than Moore" white paper to be added [in 2010] to ITRS website at <u>www.itrs.net</u>
- 2) MPU M1 Update
 - 1) 2-year cycle trend added and extended through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller 60f² Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller 175f² still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
 - 2) However, new 4f2 Design factor begins 2011
- 4) Flash Un-contacted Poly extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added "equivalent scaling" bit design:
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell (2 companies in production) until 2012



2009 ITRS ORTC (pre-)Summary (cont.)

- 5) MPU GLpr '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
 - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation "Moore's Law" doubling cycle;
 - 2) smaller Chip Sizes (<60mm2) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation "Moore's Law" doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): "mix and match" 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-16



2009 ITRS Update Highlights (pre-)Summary (cont.)

Some ITRS TWG Chapter Highlights (more at <u>www.itrs.net</u>)

- Design and System Driver Continue to Provide More Roadmap Detail and Framework for Application Needs and cross-TWG "equiv. scaling" Potential Solutions
- Litho Technology Potential Solution options Cost of Ownership Tradeoff
- PIDS tables adapted to new ORTC trends, plus Transistor "equivalent scaling" Modeling Developed for Performance and Power Options
- ERD/ERM workshops underway to prioritize "Beyond CMOS" "information processing" potential solutions, including next storage element
- A&P New Categories and TSV focus on accelerating 3D SIP and 3D Interconnect implementations
- FI focus on productivity improvement through systematic waste reduction
- Additional Details Available in Online Roadmaps and Public Presentations at <u>www.itrs.net</u>; incl. linked Future Fab 2009 ITRS special edition articles





ITRS Definitions - "Moore's Law and More"

Below are the "ITRS-approved definitions" from the 2009 Executive Summary Glossary online at <u>www.itrs.net;</u> <u>http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.pdf</u> :

<u>GLOSSARY</u>

KEY ROADMAP TECHNOLOGY CHARACTERISTICS TERMINOLOGY (ALSO WITH OBSERVATIONS AND ANALYSIS) PLEASE NOTE THAT THE 2009 ITRS GLOSSARY INCLUDES NEW DEFINITION ADDITIONS AND UPDATES.

Moore's Law-

[Is] An historical observation by Gordon Moore, that the market demand (and semiconductor industry response) for functionality per chip (bits, transistors) doubles every 1.5 to 2 years. He also observed that device affordability must be taken into account and also performance. Although viewed by some as a "self-fulfilling" prophecy, "Moore's Law" has been recently acknowledged and celebrated as a consistent macro trend and key indicator of successful leading-edge semiconductor products and companies for the past 40 years.

Scaling ("More Moore")-

- Geometrical (constant field) Scaling refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.
- Equivalent Scaling (occurs in conjunction with, and also enables, continued geometrical scaling) refers to 3-dimensional device structure ("Design Factor") improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.
- Design Equivalent Scaling (occurs in conjunction with equivalent scaling and continued geometric scaling) refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.
- o "Examples (not exhaustive) are: Design for variability; low power design (sleep modes, hibernation, clock gating, multi-Vdd, etc.); and homogeneous and heterogeneous multicore SOC architectures."
- o Addresses the need for quantifiable, specific Design Technologies that address the power and performance tradeoffs associated with meeting "More Moore" functionality needs, and may also drive "More Moore" architectural functionality as part of the

solution to power and performance needs.

Functional Diversification ("More than Moore")-

- The incorporation into devices of functionalities that do not necessarily scale according to "Moore's Law," but provides additional value to the end customer in different ways. The "More-than-Moore" approach typically allows for the non-digital functionalities (e.g., RF communication, power control, passive components, sensors, actuators) to migrate from the system board-level into a particular package-level (SiP) or chip-level (SoC) potential solution.
- Design technologies enable new functionality that takes advantage of More than Moore technologies. "Examples (not exhaustive) are: Heterogeneous system partitioning and simulation; software; analog and mixed signal design technologies for sensors and actuators; and new methods and tools for co-design and co-simulation of SIP, MEMS, and biotechnology." Addresses the need for design technologies which enable functional diversification

Beyond CMOS—

Emerging research devices, focused on a "new switch" used to process information, typically exploiting a new state variable to provide functional scaling substantially beyond that attainable by ultimately scaled CMOS. Substantial scaling beyond CMOS is defined in terms of functional density, increased performance, dramatically reduced power, etc. The "new switch" refers to an "information processing element or technology," which is associated with compatible storage or memory and interconnect functions ["new storage element" to be developed in the 2010 and 2011 ERD/ERM work].





Industry "Node"* Alignment w/ITRS



*Notes on "Nodes": DRAM, Flash "Nodes" ~= M1 and Poly Half-pitch. However high performance Logic (MPU, hpASIC) may have node "labels" Associated with their dimensional technology progress, as referenced in:

1) MPU reference: Mark Bohr Tutorial, Jul'09: <u>http://www.wesrch.com/Documents/view_editorial.php?flag=3&editorial_id=EL1FYLN</u>

2) hpASIC reference TSMC "Nodes" Articles:

MPU & ASIC Low-Power versions typically lag Gate Length to manage power and performance trade-offs at the same M1-based density "Node" as high-performance versions



"Equivalent Scaling Process Technologies Timing"

New for 2009

[PIDS/FEP – "Simplified Transistor Roadmap"] = [Examples of "Equivalent Scaling" from ITRS PIDS/FEP TWGs (ENIAC Graphic)]



Source: 2009 ITRS - Exec. Summary Fig 7c [Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC) Work in Progress – Do Not Publish!

Production Ramp-up Model and Technology Cycle Timing



ERD/ERM Long-Range R&D and PIDS Transfer Timing Model Technology Cycle Timing [Example: III-V MOSFET High-mobility Channel Replacement Materials]



Including '11 snapshot Analysis





Source: 2009 ITRS - Executive Summary Fig 7a Work in Progress – Do Not Publish! 13





Source: 2009 ITRS - Executive Summary Fig 7b Work in Progress – Do Not Publish! 14





Source: 2009 ITRS - Executive Summary Fig 8

Work in Progress – Do Not Publish!

15





2009 ITRS - Functions/chip and Chip Size

Logic



Source: 2009 ITRS - Executive Summary Fig 9b Work in Progress – Do Not Publish!



Source: http://www.sonoma.edu/users/f/farahman/sonoma/courses/es310/Lectures/Chapter1.ppt#317,20,Evolution%20of%20CPUs

In 1995, Sordon Moore, co-founder of Intel, indicated that the number of transistors per square inch on integrated circuit was invented. Moore predicted that this trend would continue for the foreseeable future.

Some Selected ITWG Chapter Highlights

- Design and System Drivers
- Litho
- PIDS
- ERD
- A&P
- FI
- Exec Summary 450mm "Special Topic"
- See rest and much more at <u>www.itrs.net</u>



2009 Design & System Drivers ITWGs

Design

- 1. Software, system level design productivity critical to roadmap
- 2. Initiated reliability / resilience roadmap
- 3. System-level design technology is key to power efficiency
- 4. Design cost will be contained through innovation

System Drivers

- 1. Design update to ORTC: SRAM, logic, defect density models
- 2. Updated key system drivers: SOC-Consumer Portable, MPU
- 3. Frequency-power envelope remains critical for industry
- 4. Updated System Drivers, no new drivers
- 5. Expanded cross-TWG and public activity (DAC '09 workshop)





2009 Litho

- Lithography solutions for 2010
 - 45 nm half-pitch CoO is Driving 193 Immersion Single Exposure for DRAM/MPU
 - Flash using Double Patterning (Spacer) for 32 nm half-pitch
- Lithography solutions for 2013
 - 32 nm half-pitch Double patterning or EUV? for DRAM/MPU
 - 22 nm half-pitch Double patterning or EUV for Flash
- Double exposure / patterning requires a complex set of parameters when different exposures are used to define single layers
- LER and CD Control Still remain as a Dominant Issue
- Mask Complexity for Double patterning
- Mask Infrastructure for EUV



Litho Potential Solutions







2009 PIDS

Logic

- Ring-oscillator delay added. Fan-out = 1 and 4.
- *I_{sat}* of *p*-MOSFET added. Other parameters assumed symmetric.
- Subtreshold currents held constant independent of L_{gate} /year. HP, LOP, LSTP = 100 nA/µm, 5 nA/µm, 50 pA/µm respectively.
- Criterion for S/D parasitic resistance set for degradation of 33%.
 DRAM
- Small cell factor-4F² introduced in 2011.
- DRAM product size 1 yr delay from ITRS 2007/2008 (4 Gb in 2011).
 NVM
- Floating-gate to charge-trapping NAND flash transition in 2012, delay 2 yr.
- 3 bit/cell 4bit/cell transition delays 2 years, to 2012.
- 3-D charge-trapping flash in 2014, delay 1 year.
- STT (spin-torque-transfer) MRAM added.

Reliability

• Major revisions in the reliability requirement specifications.



2009 ERD

- Process for Technology Transfer to PIDS/FEP made explicit
- Logic Devices
 - New Logic Table structure defined to identify three device categories

(1 – Extend CMOS; 2 – Charge-based Non-CMOS; 3 – Noncharge-based Beyond-CMOS)

- New potential solution table for "Carbon-based Nanoelectronics"
- Memory Devices
 - Transfer Engineered Tunnel Barrier Memory to PIDS/FEP
 - A new taxonomy for categorizing resistive memories introduced.
 - An assessment of new memory devices is underway
 - STTRAM and Nano-wire PCM scaled beyond 15nm
- Architecture
 - New Architectural work for benchmarking "Beyond CMOS" devices is underway
 - New Memory Architecture section includes 1) memory
- conceptual thermodynamic method for evaluating architecture.



Work in Progress – Do Not Publish!

A&P 2009 Revision made to single chip package categories





A&P - Tera-scale Computing by 2015



1TB/s optical transceiver for:

- Off package communication - On package routing



Processor with 1000 cores/10 layers Core transistor speed 1GHz 25um thick wafer (~400mV power)

2009 Factory Integration

- Mission changeover
 - 200→300mm driver →NGF
 - More FO service oriented requirements
 - Less physical requirements except for 450mm
- FI proposes Waste Reduction drive in ITRS
 - In parallel with Si Scaling
 - Encouragement through cross TWG activity
 - Plan Waste Reduction as roadmap at each TWG

- Systematic productivity improvement
 - Systematic waste reduction by systematic PDCA cycle execution as NGF enabler
 - Proactive visualization
 - FI set up 2 waste metrics
- 2010 and after
 - More on waste reduction
 - Seek for acceptance by other ITWGs and needed FO services
 - Green Initiative implementation
 - Need energy saving waste management metrics
 - Systematic restructuring of Potential Solution



FI Focus on Wafer Manufacturing



Factory is driven by Cost, Quality, Productivity, Speed, and Flexibility

- Reduce factory capital and operating costs per function
- Faster delivery of new and volume products to the end customer
- **Efficient/Effective volume/mix production, high reliability, & high equipment reuse**
- Enable rapid process technology shrinks as well as systematic productivity waste reduction



2009 ITRS 450mm Update

[from Public ORTC San Francisco SEMICON, July, 2009]

ITRS IRC 2009 Position (Source 2009 Executive summary; 450mm Special Topic):

"....Intel, Samsung, and TSMC (IST) announced in May'08 that they will work together with suppliers, other semiconductor players and ISMI to develop 450mm with a goal of a pilot line in 2012. Full production may be 2-3 years after that[1]. This Public announcement and assessment may be subject to revision based on future statements; but it is the statement of record by these three companies and ISMI, as of the date of writing of the ITRS 2009 edition

The timing of the production ramp of 450 mm facilities (versus early pilot line capability) depends not only on the mastering of all technical issues, associated with this transition to a new diameter, but also on the preparedness of the industry. To assess the likelihood of that timing, the whole value chain must therefore be examined..."

"...Furthermore, and new in the 2009 ITRS, a 450mm Production Ramp-up Model Graphic has been provided (Figure 2c) to clarify the special dual "S-curve" timing required when a new wafer generation is being introduced [modeled after the experience with the 300mm wafer generation ramp on two succeeding technology cycles in the 2001-2003 (180nm-130nm M1) timeframe]...."

[1] Source: "May 2008"/ "Oct 2008 ISMI symposium"/Dec'08 ISMI 450mm Transition Program Status Update for ITRS IRC, Seoul, Korea [and also at SEMICON Japan]



2009 ITRS WORK IN PROGRESS – DO NOT PUBLISH

450mm Production Ramp-up Model

[2009 Figure 2c A Typical Wafer Generation Pilot Line and Production "Ramp" Curve]



2009 ITRS ORTC Summary

- 1) ORTC Model Completed and delivered to TWGs for TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 3) Some new features:
 - 1) "Beyond CMOS" timing added for ERD/ERM early research and transfer to PIDS
 - 2) "Equivalent Scaling" Timing updated and compared to "Dimensional" Trends
 - 3) "More than Moore" white paper to be added [in 2010] to ITRS website at <u>www.itrs.net</u>
- 2) MPU M1 Update
 - 1) 2-year cycle trend added and extended through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller 60f² Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller 175f² still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
 - 2) However, new 4f2 Design factor begins 2011
- 4) Flash Un-contacted Poly extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added "equivalent scaling" bit design:
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell (2 companies in production) until 2012



2009 ITRS ORTC Summary (cont.)

- 5) MPU GLpr '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
 - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation "Moore's Law" doubling cycle;
 - 2) smaller Chip Sizes (<60mm2) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation "Moore's Law" doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): "mix and match" 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-16



2009 ITRS Update Highlights Summary (cont.)

Some ITRS TWG Chapter Highlights (more at <u>www.itrs.net</u>)

- Design and System Driver Continue to Provide More Roadmap Detail and Framework for Application Needs and cross-TWG "equiv. scaling" Potential Solutions
- Litho Technology Potential Solution options Cost of Ownership Tradeoff
- PIDS tables adapted to new ORTC trends, plus Transistor "equivalent scaling" Modeling Developed for Performance and Power Options
- ERD/ERM workshops underway to prioritize "Beyond CMOS" "information processing" potential solutions, including next storage element
- A&P New Categories and TSV focus on accelerating 3D SIP and 3D Interconnect implementations
- FI focus on productivity improvement through systematic waste reduction
- Additional Details Available in Online Roadmaps and Public Presentations at <u>www.itrs.net</u>; incl. linked Future Fab 2009 ITRS special edition articles



Backup

- ITRS online resources
- Frequency Trends
- MtM graphic
- Beyond CMOS Graphic
- Half-pitch definitions
- SICAS Technology Capacity trends



ITRS online resources

- <u>www.itrs.net/</u>
 - <u>http://www.itrs.net/Links/2009ITRS/Home2009.htm</u>
 [2009 TRS Roadmap Publication]
 - <u>http://www.itrs.net/Links/2009Winter/Presentations.html</u>
 [2009 December Taiwan Public Conference Presentations]
 - <u>http://future-fab.com/welcome.asp</u> [special 2009 ITRS edition]
 - <u>http://www.itrs.net/Links/2007ITRS/LinkedFiles/AP/AP_Pap</u>
 <u>er.pdf</u> [A&P SIP White Paper]







[2009 – Unchanged From 2007, 2008 ITRS]

Performance and Power Management Enabled by "Equivalent Scaling"



Work in Progress – Do Not Publish!

[2009 – Unchanged]

2007/08 ITRS "Moore's Law and More" Alternative Definition Graphic

Baseline CMOS	Memory	RF	HV Power	Passives	Sensors, Actuators	Bio-chips, Fluidics	
	<i>"More M</i>	oore"					
		<i>loore"</i>					
	Computing &			Sense, interact,			
	Data Stora	age		Emp	ower		
	Hete System on	e roge Chip (S	neou OC) and	s Integr System In Pa	ation ackage (SIP)		

ITRS

Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC) 41 Work in Progress – Do Not Publish!

[2009 – Unchanged]

2008 ITRS "Beyond CMOS" Definition Graphic

BaselineUltimatelyFunctionallyCMOSScaled CMOSEnhanced CMOS

Nanowire Ferromagnetic Spin Logic Electronics Logic Devices Devices

 32nm
 22nm
 16nm
 11nm

 Multiple gate MOSFETs

Channel Replacement Materials Low Dimensional Materials Channels New State Variable New Devices New Data Representation New Data Processing Algorithms

"More Moore"

"Beyond CMOS"

Computing and Data Storage Beyond CMOS

Source: Emerging Research Device Working Group

8nm



Work in Progress – Do Not Publish!

2009 Definition of the Half Pitch – unchanged

[No single-product "node" designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]





Source: 2009 ITRS - Exec. Summary Fig 1



* Note: The wafer production capacity data are plotted from the SICAS* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized.

Source: 2009 ITRS - Executive Summary Fig 3

Work in Progress – Do Not Publish!
