Artigos
já reservados:
|
Resumo
|
-
068081: AGRAWAL,
B., Sherwood, T., "Virtually Pipelined Network Memory"; Proceedings of
the 39th Annual IEEE/ACM International Symposium on Microarchitecture
– MICRO.39, p. 197-207, December 2006, Orlando, USA.
|
resumo |
- 069263: NEVINE ABOUGHAZALEH, DANIEL MOSSE´ , BRUCE R. CHILDERS, and RAMI MELHEM; "Collaborative
Operating System and Compiler Power Management for Real-Time
Applications"; ACM Transactions on Embedded Computing Systems
(TECS); Volume 5 , Issue 1 (February 2006); Pages: 82 - 115
|
resumo |
- 050367: Xiaotong Zhuang e Santosh Pande; "Parallelizing load/stores on dual-bank
memory embedded processors"; TECS - Volume 5, issue 3 - august 2006; Pages: 613-657
|
resumo |
- 066109: Zhang, Chuanjun; "Balanced Cache:"Reducing Conflict Misses of
Direct-Mapped Caches"; 33rd International Symposium on Computer
Architecture (ISCA'06); pp. 155-166
|
resumo |
- 069299: Zhu, X., and Malik, S. 2007. "A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs"; ACM Trans. Des. Automat. Elect. Syst. (TODAES). 12, 1, Article 6 (January 2007), 24 pages
|
resumo |
- 069292:
Wolfgang Eberle, Francky Catthoor, Bruno Bougard, Sofie Pollin;
"From Myth to Methodology: Cross-Layer Design for Energy-Efficient
Wireless Communication"; Design Automation Conference (DAC); pp
303-308; 2005.
|
resumo |
- 069271: UMEZAWA, Y.; SHIMIZU, T. "A formal verification methodology for checking data integrity"; Proceedings of the conference on Design, Automation and Test
in Europe. Washington, DC, USA: IEEE Computer Society, 2005. p. 284–289. ISBN
0-7695-2288-2.
|
resumo |
- 016681: Austen McDonald, JaeWoong Chung, Brian D. Carlstrom, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun; "Architectural Semantics for Practical Transactional Memory"; ISCA'06; pp 53-65
|
resumo |
- 075738: Mihalis Psarakis, Dimitris Gizopoulos, Miltiadis Hatzimihail, Antonis Paschalis, Anand Raghunathan, Srivaths Ravi; "Systematic Software-Based Self-Test for Pipelined Processors"; 43 rd Design Automation Conferencia (DAC/2006); pp. 393- 398.
|
resumo |
- 047146: Chang, J., Sohi, G. S.; "Cooperative Caching for Chip Multiprocessors" Proceedings of the 33rd International Symposium on Computer Architecture (ISCA'06) Pages: 264 - 276; 2006
|
resumo |
- 069254: Jong-Eun Lee, Kiyoung Choi, Nikil D. Dutt; "Instruction set synthesis with efficient instruction encoding for configurable processors"; TODAES: Volume 12, Issue 1, Article No. 8 (January 2007), 37pgs
|
resumo |
- 069297: Frits Steenhof, Harry Duque, Björn Nilsson, Kees Goossens, Rafael Peset Llopis, "Networks on chips for high-end consumer-electronics TV system architectures", Proceedings of the conference on Design, automation and test in Europe(DATE'06): Designers' forum 2006, Pages: 148 - 153, March 2006.
|
resumo |
- 049169: Nicholas
H. Zamora, Xiaoping Hu, Radu Marculescu; "System-level
performance/power analysis for platform-based design of multimedia
applications";
ACM Transactions on Design Automation of Electronic Systems (TODAES),
Volume 12 , Issue 1 (January 2007).
|
resumo |
- 069262: Ravi
Rajwar, Maurice Herlihy and Konrad Lai; "Virtualizing Transactional
Memory". In Proceedings of the 32nd International Symposium on Computer
Architecture (ISCA'05); pp.494-505
|
resumo |
- 069281: J. W. McPherson, "Reliability challenges for 45nm and beyond", Annual ACM
IEEE Design Automation Conference archive(DAC): Proceedings of the 43rd
annual conference on Design automation 2006, Pages: 176 - 181, July 2006.
|
resumo |
- 066949: Tero Kangas, Petri Kukkala, Heikki Orsila, Erno Salminen, Marko
Hännikäinen, Timo D. Hämäläinen,
Jouni Riihimäki, Kimmo Kuusilinna; "UML-based multiprocessor
SoC design framework"; May 2006. ACM Transactions on Embedded Computing Systems (TECS), Volume 5, Issue 2;
|
resumo |
- 025034: Hu,Smith; "Reducing Startup Time in Co-Designed Virtual Machines"; Proceedings of the 33rd annual international symposium on Computer
Architecture (ISCA'06); Pages: 277 - 288; 2006
|
resumo |
- 075537: ILYAGLUHOVSKY,DAVIDVENGEROV,and BRIANOíKRAFKA; "Comprehensive Multivariate Extrapolation Modeling of Multiprocessor Cache Miss Rates"; ACM Transactions on Computer Systems,Vol.25, No.1, February 2007.
|
resumo |
|
|
|
|
|
|