

**MC404**

---

**ORGANIZAÇÃO BÁSICA DE  
COMPUTADORES E LINGUAGEM DE  
MONTAGEM**

**2010**

**Prof. Paulo Cesar Centoducatte  
Prof. Mario Lúcio Côrtes  
Prof. Ricardo Pannain**

**MC404**

---

**ORGANIZAÇÃO BÁSICA DE COMPUTADORES  
E LINGUAGEM DE MONTAGEM**

**“Organização de Memória  
e  
Modos de Endereçamento”**


## Organização de Memória e Modos de Endereçamento

### Sumário

- **Organização de Memória do Atmega88**
  - **Memória de Programa - Flash**
  - **Memória de Dados**
    - SRAM
    - EEPROM
- **Modos de Endereçamento**

**Table 2-1.** Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector




2 - 5

### The AVR Status Register

Bit	7	6	5	4	3	2	1	0	
	I	T	H	S	V	N	Z	C	SREG
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

- **Bit 7 - I: Global Interrupt Enable:**
  - Habilita a ocorrência de interrupções. O controle de cada interrupção é realizado por um grupo diferente de registradores, mas se este bit estiver desabilitado, todas as interrupções estarão desabilitadas.
- **Bit 6 - T: Bit Copy Storage:**
  - Operações de cópia de bits (BLD, BST) utilizam este bit como fonte ou destino.
- **Bit 5 - H: Half Carry Flag:**
  - Indica ocorrência de Half Carry (Carry do bit 3 para o 4) em algumas operações aritméticas (útil em aritmética BCD).
- **Bit 4 - S: Sign Bit:**
  - Sempre é um "ou exclusivo" entre o Bit 2 e Bit 3.
- **Bit 3 - V: Two's Complement Overflow Flag:**
  - Indica overflow em operações aritméticas com complemento a 2.
- **Bit 2 - N: Negative Flag:**
  - Indica um resultado negativo em uma operação lógica/aritmética.
- **Bit 1 - Z: Zero Flag:**
  - Indica um resultado igual a zero em uma operação lógica/aritmética.
- **Bit 0 - C: Carry Flag:**
  - Indica ocorrência de carry em uma operação lógica/aritmética.

**Figure 4-2.** AVR CPU General Purpose Working Registers




**Figure 4-3.** The X-, Y-, and Z-registers



## AVR ATmega48/88/168 Memories

### In-System Reprogrammable Flash Program Memory

Figure 5-2. Program Memory Map, ATmega88 and ATmega168



MC404

2 - 9

## SRAM Data Memory

Figure 5-3. Data Memory Map

Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
160 Ext I/O Reg.	0x0060 - 0x00FF
	0x0100
Internal SRAM (512/1024/1024 x 8)	0x02FF/0x04FF/0x04FF

MC404 - 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 10

## EEPROM Data Memory

### The EEPROM Address Register – EEARH and EEARL

Bit	15	14	13	12	11	10	9	8	
	-	-	-	-	-	-	-	EEAR8	EEARH
	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	EEARL
Read/Write	R	R	R	R	R	R	R	R/W	
Initial Value	0	0	0	0	0	0	0	X	
	X	X	X	X	X	X	X	X	

### The EEPROM Data Register – EEDR

Bit	7	6	5	4	3	2	1	0	
	MSB							LSB	EEDR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	


### The EEPROM Control Register – EECR

Bit	7	6	5	4	3	2	1	0	
	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	EECR
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	X	X	0	0	X	0	


**Table 5-1.** EEPROM Mode Bits

EEPM1	EEPM0	Programming Time	Operation
0	0	3.4 ms	Erase and Write in one operation (Atomic Operation)
0	1	1.8 ms	Erase Only
1	0	1.8 ms	Write Only
1	1	-	Reserved for future use


## Direct Single Register Addressing




## Direct Register Addressing, Two Registers




## I/O Direct Addressing




## Direct Data Addressing




## Data Indirect with Displacement




## Data Indirect Addressing




### Data Indirect Addressing with Pre-decrement



### Data Indirect Addressing with Post-increment




### Program Memory Constant Addressing




**LPM, ELPM, and SPM**

### Program Memory Addressing with Post-increment




**LPM Z+ and ELPM Z+**


## Direct Program Memory Addressing



## Indirect Program Memory Addressing



## Relative Program Memory Addressing



## RJMP and RCALL

## Conditional Branch Summary

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
$Rd > Rr$	$Z \bullet (N \oplus V) = 0$	BRLT <sup>(1)</sup>	$Rd \leq Rr$	$Z + (N \oplus V) = 1$	BRGE*	Signed
$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	$Rd < Rr$	$(N \oplus V) = 1$	BRLT	Signed
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Signed
$Rd \leq Rr$	$Z + (N \oplus V) = 1$	BRGE <sup>(1)</sup>	$Rd > Rr$	$Z \bullet (N \oplus V) = 0$	BRLT*	Signed
$Rd < Rr$	$(N \oplus V) = 1$	BRLT	$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	Signed
$Rd > Rr$	$C + Z = 0$	BRLO <sup>(1)</sup>	$Rd \leq Rr$	$C + Z = 1$	BRSH*	Unsigned
$Rd \geq Rr$	$C = 0$	BRSH/BRCC	$Rd < Rr$	$C = 1$	BRLO/BRCS	Unsigned
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Unsigned
$Rd \leq Rr$	$C + Z = 1$	BRSH <sup>(1)</sup>	$Rd > Rr$	$C + Z = 0$	BRLO*	Unsigned
$Rd < Rr$	$C = 1$	BRLO/BRCS	$Rd \geq Rr$	$C = 0$	BRSH/BRCC	Unsigned
Carry	$C = 1$	BRCS	No carry	$C = 0$	BRCC	Simple
Negative	$N = 1$	BRMI	Positive	$N = 0$	BRPL	Simple
Overflow	$V = 1$	BRVS	No overflow	$V = 0$	BRVC	Simple
Zero	$Z = 1$	BREQ	Not zero	$Z = 0$	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd

Instruction Set Summary					
Mnemonics	Operands	Description	Operation	Flags	#Clock Note
<b>Arithmetic and Logic Instructions</b>					
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1
ADIW	Rd, K	Add Immediate to Word	$Rd+1:Rd \leftarrow Rd+1:Rd + K$	Z,C,N,V,S	2 <sup>(1)</sup>
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1
SBIW	Rd, K	Subtract Immediate from Word	$Rd+1:Rd \leftarrow Rd+1:Rd - K$	Z,C,N,V,S	2 <sup>(1)</sup>
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement	$Rd \leftarrow \text{\$FF} - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement	$Rd \leftarrow \text{\$00} - Rd$	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\text{\$FFh} - K)$	Z,N,V,S	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	$Rd \leftarrow \text{\$FF}$	None	1
MUL	Rd,Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$ (UU)	Z,C	2 <sup>(1)</sup>
MULS	Rd,Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$ (SS)	Z,C	2 <sup>(1)</sup>
MULSU	Rd,Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$ (SU)	Z,C	2 <sup>(1)</sup>
FMUL	Rd,Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$ (UU)	Z,C	2 <sup>(1)</sup>
FMULS	Rd,Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$ (SS)	Z,C	2 <sup>(1)</sup>
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$ (SU)	Z,C	2 <sup>(1)</sup>

- 27

Branch Instructions					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	2 <sup>(1)</sup>
EIJMP		Extended Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow EIND$	None	2 <sup>(1)</sup>
JMP	k	Jump	$PC \leftarrow k$	None	3 <sup>(1)</sup>
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	None	3 / 4 <sup>(4)</sup>
ICALL		Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	3 / 4 <sup>(1)(4)</sup>
EICALL		Extended Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow EIND$	None	4 <sup>(1)(4)</sup>
CALL	k	Call Subroutine	$PC \leftarrow k$	None	4 / 5 <sup>(1)(4)</sup>
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4 / 5 <sup>(4)</sup>
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4 / 5 <sup>(4)</sup>
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
CP	Rd,Rr	Compare	$Rd - Rr$	Z,C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	$Rd - Rr - C$	Z,C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	$Rd - K$	Z,C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b)=1) $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b)=0) $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
SBIS	A, b	Skip if Bit in I/O Register Set	if (I/O(A,b)=1) $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	None	1 / 2
BREQ	k	Branch if Equal	if (Z = 1) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRNE	k	Branch if Not Equal	if (Z = 0) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRCS	k	Branch if Carry Set	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRCC	k	Branch if Carry Cleared	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRSH	k	Branch if Same or Higher	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRLO	k	Branch if Lower	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1 / 2
BRMI	k	Branch if Minus	if (N = 1) then $PC \leftarrow PC + k + 1$	None	1 / 2

- 28

BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1 / 2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1 / 2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1 / 2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1 / 2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1 / 2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1 / 2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1 / 2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1 / 2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1 / 2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1 / 2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1 / 2

## ADC – Add with Carry

### Description:

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd + Rr + C$

### Syntax:

(i) ADC Rd,Rr

### Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

0001	11rd	dddd	rrrr
------	------	------	------

### Status Register (SREG) Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	↔	↔	↔	↔	↔	↔

## ADD – Add without Carry

### Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

### Operation:

(i)  $Rd \leftarrow Rd + Rr$

### Syntax:

(i) ADD Rd,Rr

### Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

0000	11rd	dddd	rrrr
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

## ADIW – Add Immediate to Word

### Description:

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

(i)  $Rd+1:Rd \leftarrow Rd+1:Rd + K$

### Syntax:

(i) ADIW Rd+1:Rd,K

### Operands:

$d \in \{24,26,28,30\}, 0 \leq K \leq 63$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

1001	0110	KKdd	KKKK
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$	$\Leftrightarrow$

### Example:

adiw r25:24,1 ; Add 1 to r25:r24


adiw ZH:ZL,63 ; Add 63 to the Z-pointer(r31:r30)

## ASR – Arithmetic Shift Right

### Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.

#### Operation:



**Syntax:** ASR Rd      **Operands:**  $0 \leq d \leq 31$       **Program Counter:**  $PC \leftarrow PC + 1$

#### 16-bit Opcode:

1001	010d	dddd	0101
------	------	------	------

#### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	↔	↔	↔	↔	↔

#### Example:

ldi r16,\$10 ; Load decimal 16 into r16  
 asr r16 ; r16=r16 / 2  
 ldi r17,\$FC ; Load -4 in r17  
 asr r17 ; r17=r17/2

## LSR – Logical Shift Right

### Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

#### Operation:



**Syntax:** LSR Rd      **Operands:**  $0 \leq d \leq 31$       **Program Counter:**  $PC \leftarrow PC + 1$

#### 16-bit Opcode:

1001	010d	dddd	0110
------	------	------	------

#### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	↔	↔	0	↔	↔

#### Example:

add r0,r4 ; Add r4 to r0  
 lsr r0 ; Divide r0 by 2

## LSL – Logical Shift Left

### Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

### Operation:

(i)



(i) **Syntax:** LSL Rd      **Operands:**  $0 \leq d \leq 31$       **Program Counter:**  $PC \leftarrow PC + 1$

**16-bit Opcode:** (see ADD Rd,Rd)

0000	11dd	dddd	dddd
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	↔	↔	↔	↔	↔	↔

### Example:

add r0,r4 ; Add r4 to r0  
lsl r0 ; Multiply r0 by 2

## ROL – Rotate Left trough Carry

### Description:

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

### Operation:



(i) **Syntax:** ROL Rd      **Operands:**  $0 \leq d \leq 31$       **Program Counter:**  $PC \leftarrow PC + 1$

**16-bit Opcode:** (see ADC Rd,Rd)

0001	11dd	dddd	dddd
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	↔	↔	↔	↔	↔	↔

### Example:

lsl r18 ; Multiply r19:r18 by two  
rol r19 ; r19:r18 is a signed or unsigned two-byte integer

## ROR – Rotate Right through Carry

### Description:

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.

### Operation:



**Syntax:** ROR Rd  
**Operands:**  $0 \leq d \leq 31$   
**Program Counter:**  $PC \leftarrow PC + 1$

### 16-bit Opcode:

1001	010d	dddd	0111
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	↔	↔	↔	↔	↔

### Example:

lsr r19 ; Divide r19:r18 by two  
ror r18 ; r19:r18 is an unsigned two-byte integer

## LD – Load Indirect from Data Space to Register using Index X

### Description:

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement is added to the entire 24-bit address on such devices.

### Using the X-pointer:

	Operation:		Comment:
(i)	$Rd \leftarrow (X)$		X: Unchanged
(ii)	$Rd \leftarrow (X)$	$X \leftarrow X + 1$	X: Post incremented
(iii)	$X \leftarrow X - 1$	$Rd \leftarrow (X)$	X: Pre decremented
	Syntax:	Operands:	Program Counter:
(i)	LD Rd, X	$0 \leq d \leq 31$	$PC \leftarrow PC + 1$
(ii)	LD Rd, X+	$0 \leq d \leq 31$	$PC \leftarrow PC + 1$
(iii)	LD Rd, -X	$0 \leq d \leq 31$	$PC \leftarrow PC + 1$

### 16-bit Opcode:

(i)	1001	000d	dddd	1100
(ii)	1001	000d	dddd	1101
(iii)	1001	000d	dddd	1110

#### Example:

```
clr r27 ; Clear X high byte
ldi r26,$60 ; Set X low byte to $60
ld r0,X+ ; Load r0 with data space loc. $60(X post inc)
ld r1,X ; Load r1 with data space loc. $61
ldi r26,$63 ; Set X low byte to $63
ld r2,X ; Load r2 with data space loc. $63
ld r3,-X ; Load r3 with data space loc. $62(X pre dec)
```

### ST – Store Indirect From Register to Data Space using Index X

#### Description:

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/ decrement is added to the entire 24-bit address on such devices.

#### Example:

```
clr r27 ; Clear X high byte
ldi r26,$60 ; Set X low byte to $60
st X+,r0 ; Store r0 in data space loc. $60(X post inc)
st X,r1 ; Store r1 in data space loc. $61
ldi r26,$63 ; Set X low byte to $63
st X,r2 ; Store r2 in data space loc. $63
st -X,r3 ; Store r3 in data space loc. $62(X pre dec)
```

## ST – contd.

### Using the X-pointer:

	<b>Operation:</b>		<b>Comment:</b>
(i)	$(X) \leftarrow Rr$		X: Unchanged
(ii)	$(X) \leftarrow Rr$	$X \leftarrow X+1$	X: Post incremented
(iii)	$X \leftarrow X - 1$	$(X) \leftarrow Rr$	X: Pre decremented

	<b>Syntax:</b>	<b>Operands:</b>	<b>Program Counter:</b>
(i)	ST X, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$
(ii)	ST X+, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$
(iii)	ST -X, Rr	$0 \leq r \leq 31$	$PC \leftarrow PC + 1$

### 16-bit Opcode :

(i)	1001	001r	rrrr	1100
(ii)	1001	001r	rrrr	1101
(iii)	1001	001r	rrrr	1110

## BRCC – Branch if Carry Cleared

### Description:

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction ( $PC - 63 \leq \text{destination} \leq PC + 64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

	<b>Operation:</b>		
(i)	If C = 0 then $PC \leftarrow PC + k + 1$ , else $PC \leftarrow PC + 1$		
	<b>Syntax:</b>	<b>Operands:</b>	<b>Program Counter:</b>
(i)	BRCC k	$-64 \leq k \leq +63$	$PC \leftarrow PC + k + 1$ $PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	01kk	kkkk	k000
------	------	------	------

### Example:

add r22,r23 ;	Add r23 to r22
brcc nocarry ;	Branch if carry cleared
...	
nocarry: nop ;	Branch destination (do nothing)

## RJMP – Relative Jump

### Description:

Relative jump to an address within PC - 2K + 1 and PC + 2K (words). For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. See also JMP.

#### Operation:

(i)  $PC \leftarrow PC + k + 1$

#### Syntax:

(i) RJMP k

#### Operands:

$-2K \leq k < 2K$

#### Program Counter:

$PC \leftarrow PC + k + 1$

#### Stack

Unchanged

#### 16-bit Opcode:

1100	kkkk	kkkk	kkkk
------	------	------	------

### Example:

<code>cpu r16,\$42 ;</code>	Compare r16 to \$42
<code>brne error ;</code>	Branch if r16 <> \$42
<code>rjmp ok ;</code>	Unconditional branch
<code>error: add r16,r17 ;</code>	Add r17 to r16
<code>inc r16 ;</code>	Increment r16
<code>ok: nop ;</code>	Destination for rjmp (do nothing)

## ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

### 4 Algumas estruturas de linguagens de alto nível

#### 4.1) Estrutura IF - THEN – ELSE

Em linguagem de alto nível:

```
IF      (condição)
  THEN  (seqüência 1)
  ELSE  (seqüência 2)
END_IF
```

**Exemplo:** Suponha que R10 e R11 contêm dois caracteres ASCII; exiba aquele que seja o primeiro em ordem alfabética.

## **ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM**

---

Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível

Em linguagem de alto nível:

```
IF      R10 (menor ou igual a) R11
      THEN (exibir R10)
      ELSE (exibir R11)
END_IF
```

Em linguagem montadora:

## **ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM**

---

### 4.2) FOR loop

Em linguagem de alto nível:

```
FOR (número_de_vezes) DO
      (seqüência de instruções)
END_FOR
```

Exemplo: Exiba uma seqüência de 80 asteriscos no monitor de vídeo.

## ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

---

Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível

Em linguagem de alto nível:

```
FOR (80 vezes) DO
    (exibir " * ")
END_FOR
```

Em linguagem montadora:

**Exercício:** modifique o programa que exibe todos os caracteres ASCII (página 5.1), utilizando apenas a instrução LOOP.

## ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

---

Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível

### 4.3) WHILE loop

Em linguagem de alto nível:

```
WHILE (condição_verdadeira) DO
    (seqüência de instruções)
END_WHILE
```

**Exemplo:** Ler caracteres ASCII da memória, contando sua quantidade, até que o caracter *Carriage Return* (CR) apareça.

## ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

---

Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível

Em linguagem de alto nível:

```
WHILE      (caracter diferente de CR)          DO
    (ler caracter)
    (contador = contador +1)
END_WHILE
```

Em linguagem montadora:

## ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

---

Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível

### 4.4) REPEAT loop

Em linguagem de alto nível:

```
REPEAT
    (seqüência de instruções)
UNTIL (condição_verdadeira)
```

Exemplo: Ler caracteres ASCII da memória, contando sua quantidade, até que o caracter *Carriage Return* (CR) apareça.

## **ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM**

---

**Linguagem assembly do 8086 - Estruturas de Ling. de Alto Nível**

**Em linguagem de alto nível:**

**REPEAT**

(ler caracter )

(contador = contador + 1)

**UNTIL** (caracter igual a CR)

**Em linguagem montadora:**