

Instruction Set

TSA

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets



Chapter 2 — Instructions: Language of the Computer — 2

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E



Chapter 2 — Instructions: Language of the Computer — 3

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
 add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



Chapter 2 — Instructions: Language of the Computer — 4

Arithmetic Example



$$f = (g(+)h) - (i(+)j);$$

Compiled MIPS code:




Chapter 2 — Instructions: Language of the Computer — 5


Register Operands


- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
- \$t0,\\$t1, ...,\\$t9 for temporary values \$\\$50, \\$51, ..., \\$57 for saved variables
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations




Register Operand Example C code: f = (g + h) - (i + j); f, ..., j in \$s0, ..., \$s4 Compiled MIPS code: add \$t0, \$s1 \$s2 \$s2 \$s2 \$s4 sub \$s5, \$t0, \$t1 Chapter 2 - Instructions: Language of the Computer - 7







Registers vs. Memory Registers are faster to access than memory Operating on memory data requires loads and stores More instructions to be executed Compiler must use registers for variables as much as possible Only spill to memory for less frequently used variables Register optimization is important!





The Constant Zero MIPS register 0 (\$zero) is the constant 0 Cannot be overwritten Useful for common operations E.g., move between registers add \$t2, \$s1, \$zero


Chapter 2 — Instructions: Language of the Computer — 13


MK


Figure 3 Sinary Integers Given an n-bit number $x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$ Range: $0 \text{ to } +2^n - 1$ Example 0000 0000 0000 0000 0000 0000 0000 1011₂ $= 0 + \dots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ $= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10}$ Using 32 bits 0 to +4,294,967,295























Logical Operations


Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word



Chapter 2 — Instructions: Language of the Computer — 25



AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

\$t2 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000

\$t1 0000 0000 0000 0000 00 11 11 00 0000 0000



Chapter 2 — Instructions: Language of the Computer — 27

OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2

\$t2 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000

\$t1 0000 0000 0000 0000 00 11 11 00 0000 0000

\$t0 0000 0000 0000 0000 00 11 11 01 1100 0000



Chapter 2 — Instructions: Language of the Computer — 28

NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - a NOR b == NOT (a OR b)

nor \$t0, \$t1, \$zero ←

Register 0: always read as zero

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 1111 1111 1111 1100 0011 1111 1111

MK

Chapter 2 — Instructions: Language of the Computer — 29

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beg rs, rt, L1
- if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- j L1
- unconditional jump to instruction labeled L1



```
Compiling If Statements

C code:

if (i==j) f = g+h;
else f = g-h;

f, g, ... in $s0, $s1, ...

Compiled MIPS code:

bne $s3, $s4, Else
add $s0, $s1, $s2
j Exit
Else: sub $s0, $s1, $s2
Exit: ...

Assembler calculates addresses

Chapter 2— Instructions: Language of the Computer — 31
```

```
Compiling Loop Statements

C code:

while (save[i] == k) (i += 1;

i in $s3, k in $s5, address of save in $s6

Compiled MIPS code:

Loop: sll ($t1, $s3, 2 # th; add $t1, $t1, $s6 # th; add $st1, $t1, $s6 # th; add $st1, $s5, Exit take $save(i) bne $t0, $s5, Exit take $s3, $s3, 1 $s6

Exit: ...

Chapter 2— Instructions: Language of the Computer — 32
```

```
Basic Blocks

A basic block is a sequence of instructions with

No embedded branches (except at end)
No branch targets (except at beginning)

A compiler identifies basic blocks for optimization
An advanced processor can accelerate execution of basic blocks

Chapter 2— Instructions: Language of the Computer—33
```

```
More Conditional Operations

Set result to 1 if a condition is true

Otherwise, set to 0

slt rd, rs, rt

if (rs < rt) rd = 1 else rd = 0;

slt rt, rs, constant

if (rs < constant) rt = 1; else rt = 0;

Use in combination with beq, bne

slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L
```

```
Branch Instruction Design

Why not blt, bge, etc?

Hardware for <, ≥, ... slower than =, ≠

Combining with branch involves more work per instruction, requiring a slower clock

All instructions penalized!

beq and bne are the common case

This is a good design compromise
```

Procedure Calling

- Steps required
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call



Chapter 2 — Instructions: Language of the Computer — 3

Register Usage \$4 - \$3: arguments (reg's 4 - 7) \$50, \$51: result values (reg's 2 and 3) \$50 - \$51: temporaries Can be overwritten by callee \$50 - \$57: saved Must be saved/restored by callee

- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- sfp: frame pointer (reg 30)
- \$ra return address (reg 31)



Chapter 2 — Instructions: Language of the Computer — 38

Procedure Call Instructions

- Procedure call: jump and link
- jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address ())
- Procedure return: jump register
- jr\\$ra
 - Copies \$ra to program counter ?C
 - Can also be used for computed jumps
 - e.g., for case/switch statements



Chapter 2 — Instructions: Language of the Computer — 39

Leaf Procedure Example

C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0



Chapter 2 — Instructions: Language of the Computer — 40

| Chapter 2 - Instructions: Language of the Computer - 41

Non-Leaf Procedures


- √■ Procedures that call other procedures
 - For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
 - Restore from the stack after the call


MK


```
Non-Leaf Procedure Example

C code:
int fact (int n)
{
  if (n < 1) return f;
  else return n * fact(n - 1);
}


Argument n in $a0
Result in $v0
```











Character Data Byte-encoded character sets ASCII 128 characters 95 graphic, 33 control Latin-1: 256 characters ASCII, +96 more graphic characters Unicode: 32-bit character set Used in Java, C++ wide characters, ... Most of the world's alphabets, plus symbols UTF-8, UTF-16: variable-length encodings

















Branching Far Away If branch target is too far to encode with 16-bit offset, assembler rewrites the code Example beq \$s0,\$s1, L1 bne \$s0,\$s1, L2 j L1 L2: ... Chapter 2—Instructions: Language of the Computer — 55







```
C Sort Example

Illustrates use of assembly instructions for a C bubble sort function

Swap procedure (leaf)

void swap(int v[], int k)


int temp;
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
}


vin $a0, k in $a1, temp in $t0
```


```
The Procedure Swap


swap: s11 $t1, $a1, 2 # $t1 = k * 4
    add $t1, $a0, $t1 # $t1 = v+(k*4)
    # (address of v[k])

lw $t0, 0($t1) # $t0 (temp) = v[k]
    lw $t2, 4($t1) # $t2 = v[k+1]
    sw $t2, 0($t1) # v[k] = $t2 (v[k+1])
    sw $t0, 4($t1) # v[k+1] = $t0 (temp)
    jr $ra # return to calling routine
```









Lessons Learnt Compiler optimizations are sensitive to the algorithm Java/JIT compiled code is significantly faster than JVM interpreted Comparable to optimized C in some cases Nothing can fix a dumb algorithm!

Fallacies

- Powerful instruction ⇒ higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity



Chapter 2 — Instructions: Language of the Computer — 69



Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped



Chapter 2 — Instructions: Language of the Computer — 71

Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC SAs
 - c.f. x86




Chapter 2 — Instructions: Language of the Computer — 72

Concluding Remarks

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%
MK	Chapter 2 — I	nstructions: Language	of the Computer — 73



ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped






Chapter 2 — Instructions: Language of the Computer — 75

Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions



Chapter 2 — Instructions: Language of the Computer — 76



The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



Chapter 2 — Instructions: Language of the Computer — 78

The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)

 - New microarchitecture Added SSE2 instructions





Chapter 2 — Instructions: Language of the Computer — 79


The Intel x86 ISA

- And further..
 - 003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004) AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions Intel declined to follow, instead,
 - Advanced Vector Extension (announced 2008)
 Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success









Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1-many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

MK