

#### **Multicycle Approach**


Varec

- · We will be eusing functional units
  - ALU used to compute address and to increment PC
- Memory used for instruction and data
- Our control signals will not be determined directly by instruction
- e.g., what should the ALU do for a "subtract" instruction?
   We'll use a finite state machine for control

#### Multicycle Approach

- Break up the instructions into steps, each step takes a cycle
  - balance the amount of work to be done
  - restrict each cycle to use only one major functional unit

  - store values for use in later cycles (easiest thing to do)
     introduce additional "internal" registers



# Instructions from ISA perspective


- Consider each instruction from perspective of ISA.
- Example:
  - The add instruction changes a register.
  - Register specified by bits 15:11 of instruction.
  - Instruction specified by the PC.

  - New value is the sum ("op") of two registers.
     Registers specified by bits 25:21 and 20:16 of the instruction

Reg[Memory[PC][15:11]] <= Reg[Memory[PC][25:21]] op Reg[Memory[PC][20:16]]

In order to accomplish this we must break up the instruction. (kind of like introducing variables when programming)


eccol Molgan Fartham Petitibles 28



# Idea behind multicycle approach

- · We define each instruction from the ISA perspective (do this!)
- Break it down into steps following our rule that data flows through at most one major functional unit (e.g., balance work across steps)
- · Introduce new registers as needed (e.g, A, B, ALUOut, MDR, etc.)
- Finally try and pack as much work into each step (avoid unnecessary cycles)
   while also trying to share steps where possible (minimizes control, helps to simplify solution)
- · Result: Our book's multicycle Implementation!

eccol Morgan Fartham Petitibes: 30



#### Step 1: Instruction Fetch

- $\cdot$   $\,$  Use PC to get instruction and put it in the Instruction Register.
- · Increment the PC by 4 and put the result back in the PC.
- · Can be described succinctly using RTL "Register-Transfer Language"

IR <= Memory[PC]; PC <= PC + 4;

Can we figure out the values of the control signals?

What is the advantage of updating the PC now?

ессон мондан наиманы Риссения 32

# Step 2: Instruction Decode and Register Fetch

- · Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch
- · RTL:

 We aren't setting any control lines based on the instruction type (we are busy "decoding" it in our control logic)

eccol Morgan Fartmann Printings 33

#### Step 3 (instruction dependent)

- · ALU is performing one of three functions, based on instruction type
- · Memory Reference:

ALUOut <= A + sign-extend(IR[15:0]);


· R-type:


ALUOut <= A op B;


· Branch:





eccol Morgan Fartmann Professors 34























#### Review: finite state machines

- · Finite state machines:
  - a set of states and
  - next state function (determined by current state and the input)
  - output function (determined by current state and possibly input)



- We'll use a Moore machine (output based only on current state)

eccel Morgan Farman Peblishers 44

# Review: finite state machines

· Example:


B. 37 A friend would like you to huild an "electronic eye" for use as a fake security device. The device consists of three lights lined up in a row, controlled by the outputs Left, Middle, and Right, which, if asserted, indicate that a light should be on. Only one light is on at a time, and the light "moves" Prom left to right and then from right to left, thus scaring away thinves who believe that the device is monitoring their activity. Draw the graphical representation for the finite state machine used to specify the electronic eye. Note that the rate of the eye's movement will be controlled by the clock speed (which should not be too great) and that there are essentially no inputs.


eccol Morgan Fartmann Publishes 45

# Implementing the Control


- · Value of control signals is dependent upon:
  - what instruction is being executed
     which step is being performed
- Use the information we've accumulated to specify a finite state machine specify the finite state machine graphically, or use microprogramming
- Implementation can be derived from specification

eccol Morgan Fartmann Profitness 46





# **PLA Implementation** · If I picked a horizontal or vertical line could you explain it?



#### **ROM Implementation**


- How many inputs are there?
  6 bits for opcode, 4 bits for state = 10 address lines (i.e., 210 = 1024 different addresses)
- How many outputs are there? 16 datapath-control outputs, 4 state bits = 20 outputs
- ROM is  $2^{10} \times 20 = 20$ K bits (and a rather unusual size)
- Rather wasteful, since for lots of the entries, the outputs are the
- same
   i.e., opcode is often ignored


eccol Morgan Fartham Publishers 51


# **ROM vs PLA**

- · Break up the table into two parts
  - 4 state bits tell you the 16 outputs, 2<sup>4</sup> x 16 bits of ROM
  - 10 bits tell you the 4 next state bits, 2<sup>10</sup> x 4 bits of ROM
     Total: 4.3K bits of ROM
- · PLA is much smaller
  - can share product terms
  - only need entries that produce an active output
  - can take into account don't cares
- Size is (#inputs  $\times$  #product-terms) + (#outputs  $\times$  #product-terms) For this example = (10x17)+(20x17) = 510 PLA cells
- · PLA cells usually about the size of a ROM cell (slightly bigger)

eccol Morgan Farmann Publishers 52







#### Microprogramming

- · A specification methodology
  - appropriate if hundreds of opcodes, modes, cycles, etc.
     signals specified symbolically using microinstructions

-			•		-		
Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	4		Read PC	ALU	Seq
	Add	PC	Extshft	Read			Dispatch 1
Mem1	Add	Α	Extend				Dispatch 2
LW2					Read ALU		Seq
				Write MDR			Fetch
SW2					Write ALU		Fetch
Rformat1	Func code	Α	В				Seq
				Write ALU			Fetch
BEQ1	Subt	Α	В			ALUOut-cond	Fetch
JUMP1						Jump address	Fetch

- Will two implementations of the same architecture have the same microcode?
   What would a microassembler do?

00004 Morgan Farmann Publishers 56

Field name	Value	Signals active	Comment		
rieu liallie	Add	ALUOp = 00	Cause the ALU to add		
ALU control	Subt	ALUOp = 01	Cause the ALU to subtract; this implements the compare for branches		
	Func code	ALUOp = 10	Use the instruction's function code to determine ALU control.		
SRC1	PC	ALUSroA = 0	Use the PC as the first ALU input		
	A	ALUSroA = 1	Register A is the first ALU input		
SRC2	В	ALUSrcB = 00	Register B is the second ALU input.		
	4	ALUSrcB = 01	Use 4 as the second ALU input.		
	Extend	ALUSrcB = 10	Use output of the sign extension unit as the second ALU input.		
	Extshit	ALUSrcB = 11	Use the output of the shift-by-two unit as the second ALU input.		
Register	Read		Read two registers using the rs and rt fields of the IR as the register numbers and outling the data into registers A and B.		
	Write ALU	RegWrite, RegDst = 1, MemtoReg = 0	Write a register using the rd field of the IR as the register number and the contents of the ALUOut as the data.		
	Write MDR	RegWrite, RegOst = 0, MemtoReg = 1	Write a register using the rt field of the IR as the register number and the contents of the MDR as the data.		
	Read PC	MemRead, lorD = 0	Read memory using the PC as address; write result into IR (and the MDR).		
Memory	Read ALU	MemRead, lorD = 1	Read memory using the ALUOut as address; write result into MDR.		
	Write ALU	MemWrite, lorD = 1	Write memory using the ALUOut as address, contents of B as the data		
	ALU	PC Source = 00 PC Write	Write the output of the ALU into the PC.		
PC write control	ALUOut-cond	PC Source = 01, PC WriteCond	If the Zero output of the ALU is active, write the PC with the contents of the register ALUOut.		
	jump address	PC Source = 10, PC Write	Write the PC with the jump address from the instruction.		
	Seq	AddrCtl = 11	Choose the next microinstruction sequentially.		
Sequencing	Fetch	AddrCtl = 00	Go to the first migrainstruction to begin a new instruction.		
	Dispatch 1	AddrCtl = 01	Dispatch using the ROM 1.		
	Dispatch 2	AddrCtl = 10	Dispatch using the ROM 2. 60004 Monas Patrings Patrings 5		

# **Historical Perspective**

- In the '60s and '70s microprogramming was very important for implementing machines This led to more sophisticated ISAs and the VAX
- This led to more sophisticated ISAs and the VAX
  In the \*80 RISC processors based on pipelining became popular
  Pipelining the microinstructions is also possible!
  Implementations of IA-32 architecture processors since 486 use:

   "hardwired control" for simpler instructions
  (few cycles, FSM control implemented using PLA or random logic)
- - "microcoded control" for more complex instructions (large numbers of cycles, central control store)
- The IA-64 architecture uses a RISC-style ISA and can be implemented without a large central control store

eccol Morgan Farman Publishers 60

# Chapter 5 Summary

- If we understand the instructions...
  We can build a simple processor!
- · If instructions take different amounts of time, multi-cycle is better
- · Datapath implemented using:
  - Combinational logic for arithmetic
  - State holding elements to remember bits
- · Control implemented using:
  - Combinational logic for single-cycle implementation
  - Finite state machine for multi-cycle implementation

eccol Morgan Farthau Publishers 63