

**COMPUTER ORGANIZATION AND DESIGN** The Hardware/Software Interface



# Chapter 1

#### Computer Abstractions and Technology

## **The Computer Revolution**

- Progress in computer technology
	- **Underpinned by Moore's Law**
- **Makes novel applications feasible** 
	- Computers in automobiles
	- Cell phones
	- **Human genome project**
	- World Wide Web
	- Search Engines
- Computers are pervasive

## **Classes of Computers**

- Desktop computers
	- General purpose, variety of software
	- Subject to cost/performance tradeoff
- Server computers
	- Network based
	- **High capacity, performance, reliability**
	- Range from small servers to building sized
- **Embedded computers** 
	- **Hidden as components of systems**
	- Stringent power/performance/cost constraints

#### **The Processor Market**



## **What You Will Learn**

- How programs are translated into the machine language
	- And how the hardware executes them
- The hardware/software interface
- What determines program performance
	- And how it can be improved
- **How hardware designers improve** performance
- What is parallel processing

## **Understanding Performance**

- Algorithm
	- Determines number of operations executed
- Programming language, compiler, architecture
	- **Determine number of machine instructions executed** per operation
- **Processor and memory system** 
	- **Determine how fast instructions are executed**
- IIO system (including OS)
	- Determines how fast I/O operations are executed

## **Below Your Program**

- Application software
	- **Nitten in high-level language**
- System software



- Compiler: translates HLL code to machine code
- Operating System: service code
	- Handling input/output
	- Managing memory and storage
	- Scheduling tasks & sharing resources

#### **Hardware**

**Processor, memory, I/O controllers** 



## **Levels of Program Code**

#### High-level language

- **Level of abstraction closer** to problem domain
- **Provides for productivity** and portability
- Assembly language
	- **Textual representation of** instructions
- **Hardware representation** 
	- **Binary digits (bits)**
	- Encoded instructions and data



# **Components of a Computer**





- Same components for all kinds of computer
	- Desktop, server, embedded
- Input/output includes
	- User-interface devices
		- Display, keyboard, mouse
	- Storage devices
		- Hard disk, CD/DVD, flash
	- **Network adapters** 
		- For communicating with other computers

### **Anatomy of a Computer**



M

## **Anatomy of a Mouse**

- Optical mouse
	- **LED illuminates** desktop
	- Small low-res camera
	- Basic image processor
		- **Looks for x, y** movement
	- Buttons & wheel
- **Supersedes roller-ball** mechanical mouse









## **Opening the Box**





## **Inside the Processor (CPU)**

- Datapath: performs operations on data
- Control: sequences datapath, memory, ... Cache memory
	- Small fast SRAM memory for immediate access to data

#### **Inside the Processor**

#### **AMD Barcelona: 4 processor cores**





### **Abstractions**

#### The BIG Picture

- Abstraction helps us deal with complexity **Hide lower-level detail**
- Instruction set architecture (ISA)
	- **The hardware/software interface**
- **Application binary interface** 
	- **The ISA plus system software interface**
- **Implementation** 
	- **The details underlying and interface**

## **A Safe Place for Data**

- **Volatile main memory** 
	- **Loses instructions and data when power off**
- Non-volatile secondary memory
	- Magnetic disk
	- **Flash memory**
	- Optical disk (CDROM, DVD)









## **Networks**

- Communication and resource sharing **Local area network (LAN): Ethernet** ■ Within a building
- Wide area network (WAN: the Internet
- Wireless network: WiFi, Bluetooth





# **Technology Trends**

- **Electronics** technology continues to evolve
	- **Increased capacity** and performance
	- Reduced cost



DRAM capacity



## **Defining Performance**

#### ■ Which airplane has the best performance?



#### **Response Time and Throughput**

- Response time
	- How long it takes to do a task
- **Throughput** 
	- Total work done per unit time
		- e.g., tasks/transactions/… per hour
- How are response time and throughput affected by
	- Replacing the processor with a faster version?
	- Adding more processors?
- We'll focus on response time for now...

### **Relative Performance**

- Define Performance = 1/Execution Time
- "X is *n* time faster than Y"

 $\mathsf{Performance}_X / \mathsf{Performance}_Y$ 

 $=$  Execution time $_{\mathrm{Y}}$  /Execution time $_{\mathrm{X}}$  =  $n$ 

■ Example: time taken to run a program

- 10s on A, 15s on B
- $\blacksquare$  Execution Time $_\mathsf{B}$  / Execution Time $_\mathsf{A}$  $= 15s / 10s = 1.5$
- So A is 1.5 times faster than B

# **Measuring Execution Time**

#### Elapsed time

- Total response time, including all aspects **Processing, I/O, OS overhead, idle time**
- Determines system performance
- CPU time
	- **Time spent processing a given job** 
		- Discounts I/O time, other jobs' shares
	- **Comprises user CPU time and system CPU** time
	- Different programs are affected differently by CPU and system performance

## **CPU Clocking**

 Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle

e.g., 250ps =  $0.25$ ns =  $250 \times 10^{-12}$ s

Clock frequency (rate): cycles per second

e.g.,  $4.0GHz = 4000MHz = 4.0\times10^{9}Hz$ 

### **CPU Time**

CPU Time = CPU Clock Cycles x Clock Cycle Time

**Clock Rate** CPUClock Cycles

- **Performance improved by** 
	- Reducing number of clock cycles
	- Increasing clock rate

 $=$ 

■ Hardware designer must often trade off clock rate against cycle count

## **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
	- Aim for 6s CPU time
	- Can do faster clock, but causes  $1.2 \times$  clock cycles
- **How fast must Computer B clock be?**

7.1 cm factor of the number of sides is 2.6 cm per

\n
$$
Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}
$$
\n
$$
= 10s \times 2GHz = 20 \times 10^{9}
$$
\n
$$
Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz
$$

## **Instruction Count and CPI**

ClockCycles=Instruction Count CyclesperInstruction

CPUTime=Instruction Count CPI ClockCycleTime

Instruction Countx CPI  $=$ 

**ClockRate** 

- Instruction Count for a program
	- Determined by program, ISA and compiler
- **Average cycles per instruction** 
	- Determined by CPU hardware
	- **If different instructions have different CPI** 
		- Average CPI affected by instruction mix

## **CPI Example**

- Computer A: Cycle Time =  $250$ ps, CPI =  $2.0$
- Computer B: Cycle Time  $=$  500ps, CPI  $=$  1.2
- Same ISA
- Which is faster, and by how much?

1.2  $1\times 500$ ps  $\mathsf{lx}$  600ps A CPUTime **B CPUTime**  $= I \times 1.2 \times 500$ ps= $I \times 600$ ps  $\texttt{CPUTime}_{\textbf{B}} = \textsf{Instruction} \ \textsf{Count} \times \textsf{CP}_{\textbf{B}} \times \textsf{Cycle} \ \textsf{Time}_{\textbf{B}}$  $=$   $\vert \times 2.0 \times 250$ ps=  $\vert \times 500$ ps  $\leftarrow$  A is faster...  $\texttt{CPUTime}_{\textsf{A}} = \textsf{Instruction} \, \textsf{Count} \times \textsf{CPI}_{\textsf{A}} \times \textsf{CycleTime}_{\textsf{A}}$  $=$  $\times$  $\times$  $=$ …by this much

### **CPI in More Detail**

**If different instruction classes take different** numbers of cycles

$$
Clock Cycles = \sum_{i=1}^{n} (CPI_i \times Instruction Count_i)
$$

Weighted average CPI

$$
CPI = \frac{Clock Cycles}{Instruction Count} = \sum_{i=1}^{n} \left( CPI_i \times \frac{Instruction Count}{Instruction Count} \right)
$$

Relative frequency

## **CPI Example**

■ Alternative compiled code sequences using instructions in classes A, B, C



- Sequence 1:  $IC = 5$ 
	- Clock Cycles  $= 2x1 + 1x2 + 2x3$  $= 10$
	- $\blacksquare$  Avg. CPI = 10/5 = 2.0
- Sequence 2:  $IC = 6$ 
	- Clock Cycles  $= 4x1 + 1x2 + 1x3$  $= 9$
	- $\blacksquare$  Avg. CPI = 9/6 = 1.5

## **Performance Summary**

#### The BIG Picture



#### **Performance depends on**

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI,  $T_c$

#### **Power Trends**



#### In CMOS IC technology



## **Reducing Power**

- Suppose a new CPU has
	- 85% of capacitive load of old CPU
	- 15% voltage and 15% frequency reduction

$$
\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}}\times 0.85 \times (V_{\text{old}}\times 0.85)^2 \times F_{\text{old}}\times 0.85}{C_{\text{old}}\times {V_{\text{old}}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52
$$

- **The power wall** 
	- We can't reduce voltage further
	- We can't remove more heat
- **How else can we improve performance?**

## **Uniprocessor Performance**



### **Multiprocessors**

- Multicore microprocessors
	- **More than one processor per chip**
- **Requires explicitly parallel programming** 
	- Compare with instruction level parallelism
		- Hardware executes multiple instructions at once
		- **Hidden from the programmer**
	- Hard to do
		- Programming for performance
		- Load balancing
		- Optimizing communication and synchronization

## **Manufacturing ICs**



**Pank Yield: proportion of working dies per wafer** 

### **AMD Opteron X2 Wafer**



 X2: 300mm wafer, 117 chips, 90nm technology **X4: 45nm technology** 



#### **Nonlinear relation to area and defect rate**

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design

## **SPEC CPU Benchmark**

- Programs used to measure performance
	- Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
	- Develops benchmarks for CPU, I/O, Web, ...

#### SPEC CPU2006

- **Elapsed time to execute a selection of programs** Negligible I/O, so focuses on CPU performance
- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios
	- CINT2006 (integer) and CFP2006 (floating-point)



### **CINT2006 for Opteron X4 2356**



High cache miss rates

### **SPEC Power Benchmark**

 Power consumption of server at different workload levels

- **Performance: ssj\_ops/sec**
- Power: Watts (Joules/sec)

Overall ssj\\_opsper Watt = 
$$
\left(\sum_{i=0}^{10} ssj\_ops\right) / \left(\sum_{i=0}^{10} power_i\right)
$$



# **SPECpower\_ssj2008 for X4**



### **Pitfall: Amdahl's Law**

 Improving an aspect of a computer and expecting a proportional improvement in overall performance



- **Example: multiply accounts for 80s/100s** 
	- How much improvement in multiply performance to get 5× overall?

$$
20 = \frac{80}{n} + 20
$$
 Can't be done!

Corollary: make the common case fast

## **Fallacy: Low Power at Idle**

**Look back at X4 power benchmark** 

- At 100% load: 295W
- At 50% load: 246W (83%)
- **At 10% load: 180W (61%)**
- Google data center
	- **Mostly operates at 10% 50% load**
	- At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

#### **Pitfall: MIPS as a Performance Metric**

- MIPS: Millions of Instructions Per Second
	- Doesn't account for
		- Differences in ISAs between computers
		- Differences in complexity between instructions



■ CPI varies between programs on a given CPU



## **Concluding Remarks**

- Cost/performance is improving
	- Due to underlying technology development
- **Hierarchical layers of abstraction** 
	- $\blacksquare$  In both hardware and software
- **Instruction set architecture** 
	- The hardware/software interface
- Execution time: the best performance measure
- **Power is a limiting factor** 
	- **Use parallelism to improve performance**